library verilog;
use verilog.vl_types.all;
entity Decoder is
    port(
        A               : in     vl_logic;
        B               : in     vl_logic;
        D               : out    vl_logic_vector(3 downto 0)
    );
end Decoder;