library verilog;
use verilog.vl_types.all;
entity fdivision_tb is
end fdivision_tb;