library verilog;
use verilog.vl_types.all;
entity frquency_divider_by10 is
    port(
        clk             : in     vl_logic;
        out_clk         : out    vl_logic
    );
end frquency_divider_by10;