library verilog;
use verilog.vl_types.all;
entity muxt_b is
end muxt_b;