File "B.2.2.open-loop.cir"

Full Path: /home/analogde/www/Share/Document/Lectures DCDC/B.2.2.open-loop.cir
File size: 873 bytes
MIME-type: text/troff
Charset: utf-8

Buck voltage regulator, open-loop
* example of Section B.2.2

.param  R=10 
.param  L=50uH fs=100KHz

.tran 10u 2000u 0 10u
.step PARAM R LIST 3,10,25
.op
.ac dec 101 5 50KHz

*.options stepgmin
*.OPTIONS ABSTOL=10p
*.OPTIONS CHGTOL=0.1pC
*.OPTIONS GMIN=0.1u
*.OPTIONS ITL4=20
*.OPTIONS RELTOL=0.001
*.OPTIONS VNTOL=10uV

Iload 3 0 dc 0 pulse 0 3.5 100u 100n 100n 5000us 10000us

.lib switch.lib
.lib nom.lib

Vg 1 0 28V ac 1 ; use ac 1 to get line-to-output response
Xswitch 1 2 2 0 8 CCM-DCM1 PARAMS: L={L} fs={fs}
L1 2 3 {L}
C1 3 0 500uF
Rload 3 0 {R}

*Vcc p 0 12V
*Vee m 0 -12V
*Vref ref 0 5V
*Xopamp ref 5 p m 6 LM324
*R1 3 4 11K
*R2 4 5 85K
*C2 4 5 1.1nF
*R4 5 0 47K
*R3 6 6x 120K
*C3 6x 5 2.7nF
*Vz 7 6 ac 1 ; change to ac 0 to get line-to-output response

*Epwm 8 0 value={LIMIT(V(7)*0.25,0.1,0.9)}

*open-loop duty cycle input d(t)=const
Vc 8 0 0.543

.probe
.end