library verilog;
use verilog.vl_types.all;
entity AmaniBlink is
    port(
        clk_32          : in     vl_logic;
        LED             : out    vl_logic
    );
end AmaniBlink;