library verilog;
use verilog.vl_types.all;
entity blink is
    port(
        clk25M          : in     vl_logic;
        bar             : out    vl_logic_vector(9 downto 0)
    );
end blink;