library verilog;
use verilog.vl_types.all;
entity exp1 is
    port(
        SW              : in     vl_logic;
        LED             : out    vl_logic_vector(1 downto 0);
        CLK_50M         : in     vl_logic
    );
end exp1;