library verilog;
use verilog.vl_types.all;
entity topcounter is
    port(
        reset           : in     vl_logic;
        clk             : in     vl_logic;
        count_out       : out    vl_logic_vector(15 downto 0)
    );
end topcounter;