library verilog;
use verilog.vl_types.all;
entity ppcounter is
    port(
        CLOCK           : in     vl_logic;
        DIRECTION       : in     vl_logic;
        COUNT_OUT       : out    vl_logic_vector(3 downto 0)
    );
end ppcounter;