library verilog;
use verilog.vl_types.all;
entity two_bit_tester is
end two_bit_tester;