library verilog;
use verilog.vl_types.all;
entity altufm_osc0_altufm_osc_1p3 is
    port(
        osc             : out    vl_logic;
        oscena          : in     vl_logic
    );
end altufm_osc0_altufm_osc_1p3;