library verilog;
use verilog.vl_types.all;
entity led_blink is
    port(
        pwr_dwn         : out    vl_logic;
        pwr_dwn_inv     : out    vl_logic;
        power_on_led    : out    vl_logic
    );
end led_blink;