library verilog;
use verilog.vl_types.all;
entity mux1 is
    port(
        \select\        : in     vl_logic_vector(1 downto 0);
        d               : in     vl_logic_vector(3 downto 0);
        q               : out    vl_logic
    );
end mux1;