library verilog;
use verilog.vl_types.all;
entity test is
    port(
        real_clk        : in     vl_logic;
        char            : out    vl_logic_vector(0 to 6)
    );
end test;