library verilog;
use verilog.vl_types.all;
entity siso is
    port(
        sin             : in     vl_logic;
        clk             : in     vl_logic;
        reset           : in     vl_logic;
        sout            : out    vl_logic
    );
end siso;
