library verilog;
use verilog.vl_types.all;
entity shift is
    port(
        clock           : in     vl_logic;
        si              : in     vl_logic;
        so              : out    vl_logic
    );
end shift;
