

Quick Reference for Encounter[®] RTL Compiler

**Product Version 6.1
June 2006**

© 2003-2004 Cadence Design Systems, Inc. All rights reserved.
Printed in the United States of America.

Cadence Design Systems, Inc., 555 River Oaks Parkway, San Jose, CA 95134, USA

Trademarks: Trademarks and service marks of Cadence Design Systems, Inc. (Cadence) contained in this document are attributed to Cadence with the appropriate symbol. For queries regarding Cadence's trademarks, contact the corporate legal department at the address shown above or call 1-800-862-4522.

All other trademarks are the property of their respective holders.

Restricted Print Permission: This publication is protected by copyright and any unauthorized use of this publication may violate copyright, trademark, and other laws. Except as specified in this permission statement, this publication may not be copied, reproduced, modified, published, uploaded, posted, transmitted, or distributed in any way, without prior written permission from Cadence. This statement grants you permission to print one (1) hard copy of this publication subject to the following conditions:

1. The publication may be used solely for personal, informational, and noncommercial purposes;
2. The publication may not be modified in any way;
3. Any copy of the publication or portion thereof must include all original copyright, trademark, and other proprietary notices and this permission statement; and
4. Cadence reserves the right to revoke this authorization at any time, and any such use shall be discontinued immediately upon written notice from Cadence.

Disclaimer: Information in this publication is subject to change without notice and does not represent a commitment on the part of Cadence. The information contained herein is the proprietary and confidential information of Cadence or its licensors, and is supplied subject to, and may be used only by Cadence's customer in accordance with, a written agreement between Cadence and its customer. Except as may be explicitly set forth in such agreement, Cadence does not make, and expressly disclaims, any representations or warranties as to the completeness, accuracy or usefulness of the information contained in this document. Cadence does not warrant that use of such information will not infringe any third party rights, nor does Cadence assume any liability for damages or costs of any kind that may result from use of such information.


Restricted Rights: Use, duplication, or disclosure by the Government is subject to restrictions as set forth in FAR52.227-14 and DFAR252.227-7013 et seq. or its successor.

Contents

<u>How to Use the Documentation Set</u>	5
<u>1</u>	
<u>List of Commands with Syntax</u>	7
<u>2</u>	
<u>List of Attributes by Object Type</u>	23
<u>List of Attributes by Object Type</u>	25
<u>3</u>	
<u>List of Attributes and Associated Object Types</u>	53
<u>4</u>	
<u>Functional Groups</u>	81
<u>Multiple Supply Voltage</u>	82
<u>Input and Output</u>	83
<u>Physical Layout Estimator</u>	86
<u>Design for Manufacturing</u>	87
<u>Constraints</u>	88
<u>Synthesis</u>	91
<u>Analysis</u>	93
<u>Datapath Analysis</u>	98
<u>Design for Test</u>	99
<u>Low Power Synthesis</u>	103

Quick Reference for Encounter RTL Compiler

How to Use the Documentation Set



Quick Reference for Encounter RTL Compiler

How to Use the Documentation Set

List of Commands with Syntax

The following table provides an alphabetical listing of the commands with their syntax.

Command Listing with Syntax

```
add_command_help command_name help
```

```
all_inputs [-design design]
```

```
all_outputs [-design design]
```

```
analyze_testability [-library string]  
  [-effort {low|medium|high}] [-atpg_options string]  
  [-fault_sample_size integer]  
  [-etlog file] [-directory string] [design]
```

```
basename pathname
```

```
cd [ directory ]
```

```
change_names [-local] [-force] [-vhdl] [-verilog]  
  { -net | -instance | -design | -subdesign  
  | -port_bus | -subport_bus } [-log_changes string]  
  [-case_insensitive] [-prefix string] [-suffix string]  
  [-first_restricted string] [-restricted string]  
  [-last_restricted string] [-replace_char string]  
  [-reserved_words string] [-max_length number]  
  [-map string][-allowed string...]
```

```
check_design [-undriven] [-unloaded] [-multidriven] [-unresolved] [-constant] [-  
  assigns] [-all] [design] [> file] 1
```

```
check_dft_rules [design]  
  [-max_print_violations integer | > file]  
  [-max_print_fanin integer]
```

```
clock_gating  
  { connect_test | declone | import | insert_in_netlist  
  | insert_obs | join | remove | share | split }
```

```
clock_gating connect_test
```

```
clock_gating declone  
  [-hierarchical] [-no_clock_tree_traversal]
```

Quick Reference for Encounter RTL Compiler

List of Commands with Syntax

Command Listing with Syntax

```
clock_gating import
    [-start_from instance] [-hierarchical]

clock_gating insert_in_netlist

clock_gating insert_obs
    [-hierarchical] [-max_cg integer]
    [-ignore_clock_constraint]
    [-exclude instance...]

clock_gating join
    [-hierarchical] [-max_level integer]
    [-multi_fanouts] [-start_from instance]

clock_gating remove
    [-hierarchical | -cg_list instance_list]

clock_gating share
    [-hierarchical] [-max_level integer]

clock_gating split
    [-hierarchical] [-max_level integer]
    [-power_driven] [-start_from instance]

clock_ports [design] 4

configure_pad_dft -mode {input | output | tristate}
    -test_mode test_signal {pin|port}

connect_scan_chains [design]
    [-preview] [-auto_create_chains]
    [-incremental] [-chains chain_list]
    [-elements element_list] [-pack]

create_library_domain domain_list

create_mode [-design design] -name mode_names

define_attribute {-obj_type string} {-data_type string}
    [-hidden] [-help_string string]
    [-check_function string] [-compute_function string]
    [-default_value string] string
    {-category string}

define_clock -name string [-domain string]
    -period integer [-divide_period integer]
    [-rise integer] [-divide_rise integer]
    [-fall integer] [-divide_fall integer]
    [-design design] [pin|port] [-mode mode_name]...

define_cost_group [-weight integer] -name string
    [-design design]
```

Quick Reference for Encounter RTL Compiler

List of Commands with Syntax

Command Listing with Syntax

```
define_dft {abstract_segment | fixed_segment
  | floating_segment | preserved_segment | scan_chain
  | scan_clock_a | scan_clock_b | shift_enable
  | shift_register_segment | test_clock | test_mode }
```

```
define_dft abstract_segment [-name segment_name]
  {-module subdesign|-instance instance|-libcell cell}
  -sdi subport -sdo subport
  -clock_port subport [-fall|-rise]
  [ -tail_clock_port subport
    [-tail_edge_fall | -tail_edge_rise] ]
  { -shift_enable_port subport -active {high|low} | -connected_shift_enable }
  [ -test_mode_port subport
    -test_mode_active {high|low} ]...
  -length integer [-skew_safe]
```

```
define_dft fixed_segment [-name segment_name]
  elem_name [elem_name] ...
```

```
define_dft floating_segment [-name segment_name]
  elem_name [elem_name] ...
```

```
define_dft preserved_segment [-name segment_name]
  { elem_name [elem_name] ... [-sdi pin] [-sdo pin]
  | -analyze -sdi {pin|port} -sdo {pin|port} }
  [-connected_shift_enable]
  [-connected_scan_clock_a]
  [-connected_scan_clock_b]
```

```
define_dft scan_chain [-name name]
  {[-sdi sdi -sdo sdo [-create_ports]
  {-shared_out [-shared_select test_signal] |
  -non_shared_out}
  [-shift_enable test_signal]
  [-head segment] [-tail segment] [-body segment]
  [-complete | -max_length integer]
  [-domain test_clock_domain [-edge {rise|fall}]]
  [-terminal_lockup {level_sensitive|edge_sensitive}]
  [-hookup_pin_sdi pin] [-hookup_pin_sdo pin]
  [-configure_pad {tm_signal | se_signal} ]
  [-analyze -sdo sdo [-sdi sdi]
  {-shared_out | -non_shared_out} }
```

```
define_dft scan_clock_a
  [-name name] [-no_ideal] driver
  [-period integer] [-divide_period integer]
  [-rise integer] [-divide_rise integer]
  [-fall integer] [-divide_fall integer]
  [ [-hookup_pin pin [-hookup_polarity string]]
  [-configure_pad {tm_signal|se_signal}]
  | [-create_port]]
```

Quick Reference for Encounter RTL Compiler

List of Commands with Syntax

Command Listing with Syntax

```
define_dft scan_clock_b
    [-name name] [-no_ideal] driver
    [-period integer] [-divide_period integer]
    [-rise integer] [-divide_rise integer]
    [-fall integer] [-divide_fall integer]
    [ [-hookup_pin pin [-hookup_polarity string]]
      [-configure_pad {tm_signal|se_signal}]
      | [-create_port]]

define_dft shift_enable [-name name] -active {low|high}
    [-default] [-no_ideal]
    [ [-hookup_pin pin [-hookup_polarity string]]
      [-configure_pad {tm_signal|se_signal}]
      | [-create_port]]
    {pin|port} [-design design]

define_dft shift_register_segment [-name segment_name]
    -start_flop instance
    -end_flop instance

define_dft test_clock -name test_clock
    [-design design] [-domain test_clock_domain]
    [-period integer] [-divide_period integer]
    [-rise integer] [-divide_rise integer]
    [-fall integer] [-divide_fall integer]
    | -hookup_pin pin [-hookup_polarity string]]
    [-controllable] {pin|port} [{pin|port}] ... 1

define_dft test_mode [-name name] -active {low | high}
    [-no_ideal] [-scan_shift] driver
    [ [-hookup_pin pin [-hookup_polarity string]]
      [-configure_pad {tm_signal|se_signal}]
      | [-create_port]] [-design design] 5

define_level_shifter_group -from_library_domain library_domain
    -to_library_domain library_domain [-name string]
    -libcells cell_list

derive_environment [-name string] [-sdc_only] instance

dirname pathname

dirs

echo [-nonewline] string... [> file]

edit_netlist {bitblast_all_ports | connect
    |dedicate_subdesign | disconnect
    |group|new_design | new_instance
    |new_port_bus |new_primitive |new_subport_bus
    |ungroup | uniquify}

edit_netlist bitblast_all_ports {design|subdesign...}
```

Quick Reference for Encounter RTL Compiler

List of Commands with Syntax

Command Listing with Syntax

```
edit_netlist connect {pin|port|subport}
    {pin|port|subport}

edit_netlist dedicate_subdesign instance [instance]...

edit_netlist disconnect {pin|port|subport}

edit_netlist group -group_name group_name
    instance [instance]...

edit_netlist new_design -name string [-quiet]

edit_netlist new_instance [-name string]
    {design|subdesign|libcell} [-quiet]
    {subdesign|design}

edit_netlist new_port_bus -name string
    [-left_bit integer] [-right_bit integer]
    {-input|-output|-input -output}
    [design]

edit_netlist new_primitive [-name string] [-inputs integer]
    [-quiet] logic_function {design|subdesign}

edit_netlist new_subport_bus -name string
    [-left_bit integer] [-right_bit integer]
    {-input|-output|-input -output}
    instance

edit_netlist ungroup [-prefix string] instance...

edit_netlist uniquify {subdesign|design}

elaborate [-parameters integer...] [top_module_name]...
    [-libpath path]... [-libext extension]...

encrypt [-vlog] [-vhdl] [-pragma] input_file_name [> file]

exit

external_delay
    {-input min_rise min_fall max_rise max_fall
    |-output min_rise min_fall max_rise max_fall}
    [-clock object] [-edge_rise | -edge_fall]
    [-level_sensitive] [-accumulate]
    [-name string] {port|pin}... [-mode mode_name]

fanin [-min_logic_depth integer] [-max_logic_depth integer]
    [-min_pin_depth integer] [-max_pin_depth integer]
    [-startpoints] [-structural] {pin | port | subport}... 5

fanout [-min_logic_depth integer] [-max_logic_depth integer]
    [-min_pin_depth integer] [-max_pin_depth integer]
    [-endpoints] [-structural] {pin | port}... 8
```

Quick Reference for Encounter RTL Compiler

List of Commands with Syntax

Command Listing with Syntax

```
filter [-invert] [-regexp] attribute_name  
      attribute_value ... [object_list...]
```

```
find root_path [-maxdepth integer] [-mindepth integer]  
      [-ignorecase] [-vname] [-option...|*] object
```

```
fix_dft_violations  
  { -clock -test_mode test_signal  
    [-test_clock_pin {pin|port} [-rise | -fall]]  
  | { -async_set | -async_reset  
    | -async_set -async_reset }  
    [-async_control test_signal]  
    -test_mode test_signal  
    [-insert_observe_scan  
      -test_clock_pin {pin|port} [-rise | -fall]]}  
  [-violations violation_object_id_list]  
  [-preview] [-dont_check_dft_rules] [dont_map]  
  [-design design] 8
```

```
get_attribute {attribute_name [object]  
             | -h type [attribute_name]}
```

```
get_user_attribute attribute_name object
```

```
hdl_create binding binding_name -operator operator_name  
          [hdl_comp | bindings]
```

```
hdl_create component component_name [hdl_lib | components] 1
```

```
hdl_create implementation implementation_name  
          [-v5 | -v01 | -vhdl | -vhdl]  
          [hdl_comp | implementations] 3
```

```
hdl_create library library_name 5
```

```
hdl_create operator operator_name [-signed | -unsigned] 6
```

```
hdl_create package pkg_name -path path_to_pkg [hdl_lib | packages] 7
```

```
hdl_create parameter parameter_name [-hdl_invisible]  
          [hdl_comp | parameters] 9
```

```
hdl_create pin pin_name {-input | -output | -inout}  
          [pins | hdl_oper | hdl_comp]
```

```
help [command]...[> file]
```

```
include file...
```

```
inout_mate {subport_bus|port_bus|subport|port|pin}
```

```
insert_dft  
  { analyzed_test_points shadow | test_point  
    | user_test_point | wrapper_cell }
```

Quick Reference for Encounter RTL Compiler

List of Commands with Syntax

Command Listing with Syntax

```
insert_dft analyzed_test_points [-library string]  
  {-input_tp_file file  
  | [-atpg [-atpg_effort {low|medium|high}]  
  | [-atpg_options string]  
  | [-rrfa_effort {low|medium|high}]  
  | [-rrfa_options string] [-output_tp_file file]}  
  [-max_number_of_testpoints integer ]  
  [-min_slack integer] [-test_mode test_signal]  
  [-test_clock_pin {port|pin}] [design]
```

```
insert_dft lockup_element  
  actual_scan_chain [actual_scan_chain]...
```

```
insert_dft shadow_logic -around instance  
  [-test_mode test_signal]  
  {-mode bypass  
  | -mode no_share -test_clock_pin {port|pin}  
  | [-fall | -rise]  
  | -mode share -test_clock_pin {port|pin}  
  | [-fall | -rise] }  
  [-exclude pins | -only pins ] [-group pins]...  
  [-balance] [-dont_map] [-preview]
```

```
insert_dft test_point -location {pin|port}...  
  -test_mode test_signal  
  -type {async_0 | async_1 | async_any  
  | control_0 | control_1  
  | control_node -node {pin|port}  
  | control_observe_0 | control_observe_1  
  | control_observe_node -node {pin|port}  
  | control_scan | -observe_scan | scan  
  | sync_0 | sync_1 | sync_any }  
  [-test_clock_pin {pin|port} [-fall|-rise] ]  
  [-dont_map]
```

```
insert_dft user_test_point -location {pin|port|subport}  
  -cell {design|subdesign|libcell}  
  -cfi {pin|port} [-cfo {pin|port}]  
  -connect string [-connect string]...  
  -name name
```

```
insert_dft wrapper_cell -location pin_list  
  [-floating_location_ok]  
  [-skipped_locations_variable Tcl_variable]  
  [-shared_through {buffer|combinational}]  
  [-wck pin] -wsen pin  
  {-decoded_select_cfi pin  
  | -wint pin -wext pin [-wcap pin]}  
  [-guard {0|1} -wig pin -wog pin]  
  [-name segment_prefix]
```

Quick Reference for Encounter RTL Compiler

List of Commands with Syntax

Command Listing with Syntax

`lcd directory`

`level_shifter {check | import | insert | remove | update}`

`level_shifter check`

`level_shifter import`

`level_shifter insert [-from_library_domain library_domain]
[-to_library_domain library_domain]
[-instance_from instance...]
[-instance_to instance...]
[-location {from | to}]
[-dedicate_level_shifter libcell]`

`level_shifter remove
{ [instance]...
| [-from_library_domain library_domain...]
[-to_library_domain library_domain...]
[-instance_from instance_list]
[-instance_to instance_list]
[-hierarchical] }
[-invalid_only]`

`level_shifter update`

`license {checkout | list}`

`license checkout [-wait]`

`license list`

`lls directory`

`lpwd`

`ls [-computed] [-attribute] [-long] [-dir]
[-width integer] [object]... [>file]`

`man { command_name | attribute_name | message_ID}`

`mesg_make -group string -id number
-short_desc string -long_desc string
{-error|-warning|-info_priority number}`

`mesg_send message string`

`multi_cycle`

`{ {-from {instance|external_delay|clock|port|pin}...
| -through {instance|port|pin}...[-through...]}...
| -to {instance|external_delay|clock|port|pin}...}...
| -paths string }
[-launch_shift integer]
[-capture_shift integer] [-name string] [-lenient]
[-mode mode_name]`

Quick Reference for Encounter RTL Compiler

List of Commands with Syntax

Command Listing with Syntax

```
mv [-flexible] object new_name [-slash_ok]
```

```
parse_options cmd file_var [args] [str var]...
```

```
path_adjust
```

```
{ {-from {instance|external_delay|clock|port|pin}...  
  |-through {instance|port|pin}...[-through...]}...  
  |-to {instance|external_delay|clock|port|pin}...}...  
  |-paths string }  
-delay integer [-name string] [-lenient]  
[-mode mode_name]
```

```
path_delay
```

```
{ {-from {instance|external_delay|clock|port|pin}...  
  |-through {instance|port|pin}...[-through...]}...  
  |-to {instance|external_delay|clock|port|pin}...}...  
  |-paths string }  
-delay integer [-name string] [-lenient]  
[-mode mode_name]
```

```
path_disable
```

```
{ {-from {instance|external_delay|clock|port|pin}...  
  |-through {instance|port|pin}...[-through...]}...  
  |-to {instance|external_delay|clock|port|pin}...}...  
  |-paths string }  
[-name string] [-lenient] [-mode mode_name]
```

```
path_group
```

```
{{-from {instance|external_delay|clock|port|pin}...  
  |-through {instance|port|pin}...[-through...]}...  
  |-to {instance|external_delay|clock|port|pin}...}...  
  |-paths string }  
[-name string] -group string [-lenient]  
[-mode mode_name]
```

```
popd
```

```
predict_qos [-reference_config_file string]  
  [-parasitic_output_file string]  
  [-abandon_existing_placement] [design]
```

```
pushd directory
```

```
pwd
```

```
quit
```

Quick Reference for Encounter RTL Compiler

List of Commands with Syntax

Command Listing with Syntax

```
rc [-cmdfile string] [-E] [-execute command] [-files file]...  
  [-gui] [-lsf_cpus integer] [-lsf_queue string]  
  [-logfile log_file_name] [-no_custom] [-nologfile]  
  [-queue] [-use_license {RTL_Compiler_L |  
  RTL_Compiler_Ultra | RTL_Compiler_Verification |  
  FE_GPS | SOC_Encounter_GPS | First_Encounter_GXL |  
  SOC_Encounter_GXL | Virtuoso_Digital_Implement}]  
  [-vdi] [-version]
```

```
read_def def_file
```

```
read_dfm coefficients_filename
```

```
read_dft_abstract_model  
  [-ctl [-segment_prefix string] [-instance instance]]  
  file
```

```
read_encounter config configuration_file
```

```
read_hdl [-v5 | -v01 | -sv | -vhdl]  
  [-library library_name]  
  [-top top_module_name]  
  [-define macro=value] file_list  
  [-netlist]
```

```
read_netlist [-top top_module_name] [-define macro=value] file_list
```

```
read_saif [-scale scale_factor]  
  [-update [-weight weight_factor]]  
  [-instance instance] file
```

```
read_sdc [-stop_on_errors] [-no_compress] [-mode mode_name] file
```

```
read_spef spef_file
```

```
read_tcf [-scale scale_factor]  
  [-update [-weight weight_factor]]  
  [-verbose] [-instance instance]  
  [-ignorecase] file
```

```
redirect [-append] [-tee] [-variable] target command
```

```
remove_assigns [-buffer libcell] [design | subdesign]
```

```
replace_scan [design]
```

```
report {area | clock_gating | clocks | datapath  
  | design_rules | dft_chains | dft_registers  
  | dft_setup | gates | hierarchy | instance  
  | level_shifter | memory | messages | nets  
  | operand_isolation | port | power | qor  
  | summary | timing | yield}
```

```
report area {-depth integer] [-min_count integer] [design]... [> file]
```

Quick Reference for Encounter RTL Compiler

List of Commands with Syntax

Command Listing with Syntax

```
report clock_gating
  { [-gated_ff] [-ungated_ff] [-detail] [-summary]
    [-no_hierarchical] [-cg_instance instance...]
    | [-multi_stage]} [> file]

report clocks [-ideal] [-generated] [clock]... [> file] [-mode mode_name]

report datapath [-full_path] [-no_header] [-no_area_statistics] [-mux] [-all]
  [design] [-max_width string] [> file]

report design_rules [design]... [> file]

report dft_chains [design] [> file]

report dft_registers [-pass_tdr] [-fail_tdr]
  [-lockup] [-latch] [-dont_scan] [-misc]
  [-shift_reg] [design] [> file]

report dft_setup design [> file]

report dft_violations [-async] [-clock]
  [-abstract] [-shiftreg]
  design [> file]

report gates [-power] [design]
  [-library_domain library_domain_list] [> file]

report hierarchy -module string [-filename string] [design]

report instance [-timing] [-power] instance... [> file]

report memory [> file]

report messages [-all] [-include_suppressed] [-error]
  [-warning] [-info] [> file]

report nets [-pin pin...] [-minfanout integer] [-maxfanout integer]
  [net | instance]... [-sort string] [-cap_worst integer] [> file]

report operand_isolation
  [-oi_instance instance...] [> file]

report port [-delay] [-driver] [-load] port... [> file]

report power
  {-rtl [-detail] [-flat [-nworst number]] [-sort mode]
   [instance]...
   | [-hier | -flat [-nworst number]] [-depth number]
   [-sort mode] [instance | net]... }
  [> file]

report qor [-levels_of_logic] [design]... [> file]
```

Quick Reference for Encounter RTL Compiler

List of Commands with Syntax

Command Listing with Syntax

```
report scan_power [-clock float]  
  [ -flop float  
  | -atpg [-atpg_options string]  
  | -scan_vectors file ]  
  [-library string] [> file]
```

```
report sequential [-instance_hier instance] [-hier] [subdesign | design] [> file]
```

```
report summary [design]... [> file]
```

```
report timing [-endpoints] [-lint] [-full_pin_names]  
  [-num_paths integer] [-slack_limit integer]  
  [-worst integer]  
  [-from {instance|external_delay|clock|port|pin}...]  
  [-through {instance|port|pin}...]...  
  [-to {instance|external_delay|clock|port|pin}...]  
  [-paths string] [-exceptions exception...]  
  [-cost_group cost_group] [> file]  
  [-mode mode_name]
```

```
report yield [-depth integer] [-min_count integer]  
  [> file]
```

```
report level_shifter  
  { [instance_list]  
  | [-detail] [-hierarchical]  
  | [-from_library_domain library_domain...]  
  | [-to_library_domain library_domain...]  
  | [-instance_from instance_list]  
  | [-instance_to instance_list] }  
  [> file]
```

```
reset_attribute [-quiet] attribute_name [object...] | -h type [attribute_name]
```

```
reset_design [-verbose] [design]
```

```
reset_scan_equivalent [libcell]...
```

```
resume
```

```
retime [-prepare] [-min_area] [-min_delay]  
  [-effort {high | medium | low}]  
  [design|subdesign ...]
```

```
rm object... [-quiet]
```

```
set_attribute  
  { attribute_name attribute_value [objects] [-quiet]  
  | -h type [attribute_name]}  
  [> file]
```

```
set_compatible_test_clocks  
  {-all | list_of_test_clocks} [-design design]
```

Quick Reference for Encounter RTL Compiler

List of Commands with Syntax

Command Listing with Syntax

```
set_scan_equivalent
    -non_scan_cell libcell -scan_cell libcell
    [-tieoff_pins string] [-pin_map list_of_pin_groups]
```

```
set_user_attribute attribute_name attribute_value object
```

```
sh command_string
```

```
specify_paths
    {-from {pin|port|clock|external_delay|instance}... |
    -from_rise_clock {pin|port|clock|external_delay|instance}... |
    -from_fall_clock {pin|port|clock|external_delay|instance}... |
    -from_rise_pin {pin|port|clock|external_delay|instance}... |
    -from_fall_pin {pin|port|clock|external_delay|instance}... |
    -through {pin|port|instance}... |
    -through_rise_pin {pin|port|instance}... |
    -through_fall_pin {pin|port|instance}...[-through...]}... |
    -to {pin|port|clock|external_delay|instance}... |
    -to_rise_clock {pin|port|clock|external_delay|instance}... |
    -to_fall_clock {pin|port|clock|external_delay|instance}... |
    -to_rise_pin {pin|port|clock|external_delay|instance}... |
    -to_fall_pin {pin|port|clock|external_delay|instance}... }
    [-capture_clock_pins pin... |
    -capture_clock_pins_rise_clock pin... |
    -capture_clock_pins_fall_clock pin... |
    -capture_clock_pins_rise_pin pin... |
    -capture_clock_pins_fall_pin pin... ]
    [-lenient] [-mode mode_name] [-domain clock_domain]
```

```
state_retention {define_driver | define_map | swap}
```

```
state_retention define_driver
    [-replace] [-hierarchical]
    [-pin_class string]
    [-driver {pin|port}]
    [-driver_polarity {active_low|active_high}]
    [-instances instance_list] 0
```

```
state_retention define_map
    [-hierarchical]
    [-cell_type string]
    [-hdl_proc_name string]
    [-instances instance_list] 2
```

```
state_retention swap
    [-hierarchical]
    [-start_from instance]
    [-connect_power_gating_pins] 4
```

```
suppress_messages [-n integer] message_id...
```

```
suspend
```

Quick Reference for Encounter RTL Compiler

List of Commands with Syntax

Command Listing with Syntax

```
synthesize [-csa_effort {high|medium|low}]
           [-effort {high|medium|low}]
           [-to_generic] [-to_mapped] [-incremental]
           [-no_incremental] [design]...
```

```
ungroup [-all] [-flatten] [-simple] [-only_user_hierarchy]
         [-threshold <integer>][-exclude instance...] instance...
```

```
unsuppress_messages message_id...
```

```
what_is object
```

```
write_atpg
  { -cadence [> file] | -mentor | -stil [> file]}
  [-decimals_ok] [-picoseconds]
  [-test_clock_waveform test_clock]
  [-apply_inputs_at integer]
  [-apply_bidirs_at integer]
  [-strobe_outputs_at integer]
  [-strobe_width integer]
```

```
write_dft_abstract_model [-ctl] [design] [> file]
```

```
write_do_lec [-top string] [-golden_design string]
             [-revised_design string] [-sim_lib string]
             [-sim_plus_liberty] [-logfile string] [-env_var string]
             [-hier] [-flat] [-no_exit] [-save_session string]
             [-verbose] [> file]
```

```
write_encounter design [-basename string]
                    [-gzip_files][-reference_config_file config_file]
                    [-preserve_avoid_cells] [-ignore_scan_chains]
                    [-ignore_library_domains] [-floorplan string]
                    [-lef lef_files] [design]
```

```
write_forward_saif
  [-library library_path...|-library_domain library_domain]
  [ > file ] 5
```

```
write_hdl [-suffix string] {design|subdesign}...
          [-abstract] [-generic] [-depth integer]
          [-equation] [ > file]
```

```
write_scandef
  [-partition partition -chains chain [chain]...]...
  [-version {5.4|5.5}]
  [-end_chains_before_lockups]
  [-dont_use_timing_model_pins] [design] [ > file]
```

```
write_script [-hdl] [design] [> file]
```

```
write_sdc [-dc] [-version {1.1|1.3|1.4}] [-strict]
          [design] [> file] [-mode mode_name]
```

Quick Reference for Encounter RTL Compiler

List of Commands with Syntax

Command Listing with Syntax

```
write_tcf [-duration simulation_period] [-computed]
          [-hierarchical] [-include_hier_ports] [> file] 7
```

```
write_template [-split] [-no_sdc] [-dft] [-power] [-full] [-simple] [-area]
               [-retime] [-n2n] [-msv] [-multimode] [> -outfile] string
```

Quick Reference for Encounter RTL Compiler

List of Commands with Syntax

List of Attributes by Object Type

- [actual_scan_chain](#) on page 25
- [actual_scan_segment](#) on page 25
- [clock](#) on page 26
- [constant](#) on page 26
- [cost_group](#) on page 27
- [design](#) on page 27
- [exception](#) on page 29
- [external_delay](#) on page 29
- [hdl_arch](#) on page 30
- [hdl_bind](#) on page 30
- [hdl_comp](#) on page 30
- [hdl_comp_arch](#) on page 30
- [hdl_impl](#) on page 30
- [hdl_inst](#) on page 31
- [hdl_label](#) on page 31
- [hdl_lib](#) on page 31
- [hdl_oper](#) on page 31
- [hdl_pack](#) on page 31
- [hdl_param](#) on page 31
- [hdl_pin](#) on page 31
- [hdl_proc](#) on page 32
- [hdl_subp](#) on page 32
- [instance](#) on page 32
- [level_shifter_group](#) on page 34
- [libarc](#) on page 34
- [libcell](#) on page 34
- [libpin](#) on page 35
- [library](#) on page 36
- [library_domain](#) on page 37
- [message](#) on page 37

Quick Reference for Encounter RTL Compiler

List of Attributes by Object Type

- [message_group](#) on page 37
- [net](#) on page 37
- [operating_condition](#) on page 38
- [pin](#) on page 38
- [pin_bus](#) on page 40
- [port](#) on page 40
- [port_bus](#) on page 42
- [root](#) on page 42
- [scan_chain](#) on page 47
- [scan_segment](#) on page 47
- [seq_function](#) on page 48
- [subdesign](#) on page 48
- [subport](#) on page 49
- [subport_bus](#) on page 50
- [test_clock](#) on page 50
- [test_signal](#) on page 50
- [violation](#) on page 51
- [wireload](#) on page 51

Quick Reference for Encounter RTL Compiler
List of Attributes by Object Type

List of Attributes by Object Type

actual_scan_chain	
analyzed {true false}	RO
connected_shift_enable {true false}	RO
domain <i>string</i>	RO
edge {rise fall any}	RO
elements <i>string</i>	RO
reg_count <i>integer</i>	RO
scan_clock_a <i>string</i>	RO
scan_clock_b <i>string</i>	RO
scan_in <i>string</i>	RO
scan_out <i>string</i>	RO
shared_output {true false}	RO
shared_select <i>string</i>	RO
shift_enable <i>string</i>	RO
terminal_lockup <i>string</i>	RO
actual_scan_segment	
active {low high}	RO
clock <i>string</i>	RO
clock_edge {fall rise}	RO
connected_scan_clock_a {true false}	RO
connected_scan_clock_b {true false}	RO
connected_shift_enable {true false}	RO
core_wrapper {true false}	RO
dft_tail_test_clock <i>string</i>	RO
dft_tail_test_clock_edge {rise fall}	RO
dft_test_clock <i>string</i>	RO
dft_test_clock_edge {rise fall}	RO
elements <i>string</i>	RO
instance <i>string</i>	RO
reg_count <i>integer</i>	RO

Quick Reference for Encounter RTL Compiler

List of Attributes by Object Type

<code>scan_clock_a</code> <i>string</i>	RO
<code>scan_clock_b</code> <i>string</i>	RO
<code>scan_in</code> <i>string</i>	RO
<code>scan_out</code> <i>string</i>	RO
<code>shift_enable</code> <i>string</i>	RO
<code>skew_safe</code> {true false}	RO
<code>tail_clock</code> <i>string</i>	RO
<code>tail_clock_edge</code> {rise fall}	RO
<code>type</code> {abstract fixed floating preserve shift_register}	RO
clock	
<code>clock_hold_uncertainty</code> <i>integer</i>	RW
<code>clock_network_early_latency</code> <i>integer</i>	RW
<code>clock_network_late_latency</code> <i>integer</i>	RW
<code>clock_setup_uncertainty</code> { <i>integer</i> <i>string</i> }	RW
<code>clock_source_early_latency</code> <i>integer</i>	RW
<code>clock_source_late_latency</code> <i>integer</i>	RW
<code>divide_fall</code> <i>integer</i>	RO
<code>divide_period</code> <i>integer</i>	RO
<code>divide_rise</code> <i>integer</i>	RO
<code>exceptions</code> <i>string</i>	RO
<code>fall</code> <i>integer</i>	RO
<code>inverted_sources</code> <i>string</i>	RW
<code>latch_max_borrow</code> { <i>float</i> no_value}	RW
<code>non_inverted_sources</code> <i>string</i>	RW
<code>period</code> <i>integer</i>	RO
<code>rise</code> <i>integer</i>	RO
<code>slew</code> {min_rise min_fall max_rise max_fall}	RW
constant	
<code>net</code> <i>string</i>	RO
<code>pin_capacitance</code> <i>string</i>	RO
<code>unique_versions</code> <i>string</i>	RO
<code>wire_capacitance</code> <i>string</i>	RO

Quick Reference for Encounter RTL Compiler

List of Attributes by Object Type

cost_group	
<i>exceptions string</i>	RO
<i>slack {float no_value}</i>	RO
<i>slack_by_mode string</i>	RO
<i>tns string</i>	RO
<i>weight integer</i>	RW
design	
<i>arch_filename string</i>	RW
<i>area string</i>	RO
<i>cell_area string</i>	RO
<i>cell_count integer</i>	RO
<i>checkpoint_dofile_naming_style name</i>	RW
<i>checkpoint_netlist_naming_style name</i>	RW
<i>def_file def_filename</i>	RO
<i>dft_connect_scan_data_pins_during_mapping {loopback floating ground}</i>	RW
<i>dft_connect_shift_enable_during_mapping {tie_off floating}</i>	RW
<i>dft_dont_scan {true false}</i>	RW
<i>dft_lockup_element_type {level_sensitive edge_sensitive}</i>	RW
<i>dft_max_length_of_scan_chains {integer no_value}</i>	RW
<i>dft_min_number_of_scan_chains {integer no_value}</i>	RW
<i>dft_mix_clock_edges_in_scan_chains {true false}</i>	RW
<i>dft_scan_map_mode {tdrc_pass force_all preserve}</i>	RW
<i>dft_scan_output_preference {auto non_inverted inverted}</i>	RW
<i>entity_filename string</i>	RW
<i>force_wireload {custom_wireload none auto_select inherit}</i>	RW
<i>fplan_height microns</i>	RW
<i>fplan_width microns</i>	RW
<i>hdl_filelist {hdl_library language_standard {hdl_file ...} }...</i>	RW
<i>hdl_parameters string current_value</i>	RO
<i>hdl_user_name string</i>	RW
<i>ideal_seq_async_pins {true false}</i>	RW
<i>ignore_library_drc {true false}</i>	RW

Quick Reference for Encounter RTL Compiler

List of Attributes by Object Type

ignore_library_max_fanout {true false}	RW
latch_borrow {float no_value}	RW
latch_borrow_by_mode {mode_name_1 delay_value} [{mode_name_1 delay_value}]...	RW
latch_max_borrow {float no_value}	RW
latch_max_borrow_by_mode {mode_name_1 delay_value} [{mode_name_2 delay_value}]...	RW
library_domain domain	RW
lp_clock_gating_add_obs_port {true false}	RW
lp_clock_gating_add_reset {true false}	RW
lp_clock_gating_cell path_name_for_cell	RW
lp_clock_gating_control_point {none precontrol postcontrol}	RW
lp_clock_gating_exclude {true false}	RW
lp_clock_gating_max_flops integer	RW
lp_clock_gating_min_flops integer	RW
lp_clock_gating_module string	RW
lp_clock_gating_style {none latch ff}	RW
lp_clock_gating_test_signal test_signal_object	RW
lp_default_probability float	RW
lp_default_toggle_rate float	RW
lp_internal_power float	RO
lp_leakage_power float	RO
lp_map_to_srpg_cells {true false srpg_libcell}	RW
lp_net_power float	RO
lp_optimize_dynamic_power_first {true false}	RW
lp_power_optimization_weight float	RW
lp_srpg_pg_driver string	RW
max_cap_cost string	RO
max_capacitance {float no_value}	RW
max_dynamic_power float	RW
max_fanout {float no_value}	RW
max_fanout_cost string	RO
max_leakage_power float	RW

Quick Reference for Encounter RTL Compiler

List of Attributes by Object Type

<code>max_trans_cost</code> <i>string</i>	RO
<code>max_transition</code> { <i>integer</i> <i>no_value</i> }	RW
<code>net_area</code> <i>string</i>	RO
<code>preserve</code> { <i>true</i> <i>false</i> <i>delete_ok</i> <i>map_size_ok</i> <i>size_ok</i> <i>size_delete_ok</i> }	RW
<code>retime</code> { <i>true</i> <i>false</i> }	RW
<code>slack</code> { <i>float</i> <i>no_value</i> }	RO
<code>slack_by_mode</code> [{ <i>mode_name_1 delay_value</i> } [{ <i>mode_name_2 delay_value</i> }]...}	RO
<code>state</code> <i>string</i>	RW
<code>timing_driven_muxopto</code> { <i>true</i> <i>false</i> }	RW
<code>tns</code> <i>string</i>	RO
<code>user_defined</code> <i>string</i>	RW
<code>wireload</code> <i>string</i>	RO
<code>yield</code> <i>number</i>	RW
exception	
<code>adjust_value</code> { <i>float</i> <i>no_value</i> }	RO
<code>cost_group</code> <i>string</i>	RO
<code>delay_value</code> { <i>float</i> <i>no_value</i> }	RO
<code>exception_type</code> { <i>multi_cycle</i> <i>path_delay</i> <i>path_disable</i> <i>path_adjust</i> <i>path_group</i> }	RO
<code>from_points</code> <i>string</i>	RO
<code>lenient</code> { <i>true</i> <i>false</i> }	RO
<code>max</code> { <i>true</i> <i>false</i> }	RW
<code>paths</code> <i>string</i>	RO
<code>precluded_path_adjusts</code> <i>string</i>	RO
<code>priority</code> <i>integer</i>	RO
<code>shift_capture</code> { <i>integer</i> <i>no_value</i> }	RO
<code>shift_launch</code> { <i>integer</i> <i>no_value</i> }	RO
<code>through_points</code> <i>string</i>	RO
<code>to_points</code> <i>string</i>	RO
<code>user_priority</code> <i>integer</i>	RW
external_delay	
<code>clock</code> <i>string</i>	RO

Quick Reference for Encounter RTL Compiler

List of Attributes by Object Type

clock_network_latency_included {true false}	RW
clock_rise {true false}	RO
clock_source_latency_included {true false}	RW
delay <i>integer_list</i>	RO
exceptions <i>string</i>	RO
external_delay_pins <i>string</i>	RO
input_delay {true false}	RO
level_sensitive {true false}	RO
hdl_arch	
library_domain <i>domain</i>	RW
location <i>pathname</i>	RO
ungroup {true false}	RW
hdl_bind	
avoid {true false}	RW
constraint <i>constraint_setting</i>	RW
operator <i>operator_name</i>	RO
param_association <i>string</i>	RW
pin_association <i>string</i>	RW
priority <i>integer</i>	RW
unbound_oper_pin <i>unbound_setting</i>	RW
hdl_comp	
avoid {true false}	RW
location <i>pathname</i>	RW
ungroup {true false}	RW
hdl_comp_arch	
avoid {true false}	RW
location <i>pathname</i>	RO
ungroup {true false}	RW
hdl_impl	
avoid {true false}	RW
language <i>language_version</i>	RO

Quick Reference for Encounter RTL Compiler

List of Attributes by Object Type

<i>legal formula</i>	RW
<i>location pathname</i>	RW
<i>pre_elab_script</i> { <i>UNIX_path</i> }	RW
<i>preserve_techelts</i> {true false delete_ok <i>map_size_ok</i> <i>size_ok</i> <i>size_delete_ok</i> }	RW
<i>priority integer</i>	RW
<i>technology library_name</i>	RW
<i>ungroup</i> {true false}	RW
hdl_inst	
<i>component string</i>	RO
<i>preferred_impl implementation_name</i> [<i>hdl_inst_pathname</i>]	RW
<i>ungroup</i> {true false}	RW
hdl_label	
<i>preferred_comp</i> { <i>component_name</i> }	RW
<i>preferred_impl</i> { <i>implementation_name</i> }	RW
hdl_lib	
<i>avoid</i> {true false}	RW
<i>is_chipware</i> {true false}	RW
hdl_oper	
<i>signed</i> {true false}	RO
hdl_pack	
<i>default_location pathname</i>	RO
<i>location pathname</i>	RO
hdl_param	
<i>formula string</i>	RW
<i>hdl_parameter</i> {true false}	RO
hdl_pin	
<i>bit_width formula</i>	RW
<i>direction</i> {input output inout}	RO
<i>permutable_group group_name</i>	RW

Quick Reference for Encounter RTL Compiler

List of Attributes by Object Type

hdl_proc	
<i>group string</i>	RW
hdl_subp	
<i>map_to_module string</i>	RO
<i>map_to_operator string</i>	RO
<i>return_port string</i>	RO
instance	
<i>buffer</i> {true false}	RO
<i>cell_area string</i>	RO
<i>dft_abstract_dont_scan</i> {true false}	RO
<i>dft_dont_scan</i> {true false}	RW
<i>dft_inherited_dont_scan</i> {true false}	RO
<i>dft_mapped</i> {true false}	RO
<i>dft_part_of_segment</i> {abstract fixed floating preserve shift_register}	RO
<i>dft_status</i> {Passes DFT Rules Fails DFT Rules Abstract Dont Scan Dont scan Misc non scan}	RO
<i>dft_test_clock string</i>	RO
<i>dft_test_clock_edge</i> {rise fall}	RO
<i>dft_test_clock_source</i> {pin port bus}	RO
<i>dft_violation</i> {clock async set async reset} #(violation_Id_number)	RO
<i>disabled_arcs</i> {0 1 no_value}	RW
<i>disabled_arcs_by_mode</i> {mode_name_1 libarcs} [{mode libarcs}]...	RW
<i>dont_retime</i> {true false}	RW
<i>exceptions string</i>	RO
<i>file_row_col Tcl_list</i>	RO
<i>flop</i> {true false}	RO
<i>hard_region</i> {true false}	RW
<i>hdl_proc_name string</i>	RW
<i>hierarchical</i> {true false}	RO
<i>inherited_preserve</i> {true false delete_ok map_size_ok size_ok size_delete_ok}	RO
<i>inverter</i> {true false}	RO

Quick Reference for Encounter RTL Compiler

List of Attributes by Object Type

<code>latch {true false}</code>	RO
<code>latch_borrow {float no_value}</code>	RW
<code>latch_borrow_by_mode {mode_name_1 delay_value}</code> <code>[{mode_name_2 delay_value}]...</code>	RW
<code>latch_max_borrow {float no_value}</code>	RW
<code>latch_max_borrow_by_mode {{mode_name_1 delay_value}</code> <code>[{mode_name_2 delay_value}]...}</code>	RW
<code>libcell string</code>	RW
<code>library_domain domain</code>	RO
<code>lp_clock_gating_exclude {true false}</code>	RW
<code>lp_default_probability float</code>	RW
<code>lp_default_toggle_rate float</code>	RW
<code>lp_internal_power float</code>	RO
<code>lp_leakage_power float</code>	RO
<code>lp_map_to_srpg_cells {true false srpg_libcell}</code>	RW
<code>lp_map_to_srpg_type string</code>	RW
<code>lp_net_power float</code>	RO
<code>lp_srpg_pg_driver {{class driver polarity}...}</code>	RW
<code>preserve {true false delete_ok map_size_ok size_ok size_delete_ok}</code>	RW
<code>primitive_function string</code>	RO
<code>retime_original_registers register_name</code>	RO
<code>sequential {true false}</code>	RO
<code>slack {float no_value}</code>	RO
<code>subdesign string</code>	RO
<code>timing_case_disabled_arcs string</code>	RO
<code>timing_case_disabled_arcs_by_mode {mode_name_1 {libarc_a libarc_b...}}</code> <code>[mode_name_2 {libarc_c libarc_d...}]...</code>	RO
<code>timing_model {true false}</code>	RO
<code>trace_retime {true false}</code>	RW
<code>tristate {true false}</code>	RO
<code>unique_versions string</code>	RO
<code>unresolved {true false}</code>	RW
<code>user_defined string</code>	RW

Quick Reference for Encounter RTL Compiler

List of Attributes by Object Type

write_vlog_port_association_style {default positional named }	RW
level_shifter_group	
from_library_domain <i>string</i>	RO
level_shifter_cells <i>string</i>	RO
to_library_domain <i>string</i>	RO
libarc	
enabled {true false}	RW
from_pin <i>path</i>	RO
liberty_attributes <i>string</i>	RO
real_enabled {true false}	RO
type { borrow_arc clear_arc clock_edge_arc combo_arc hold_arc preset_arc recovery_arc removal_arc setup_arc tristate_disable_arc tristate_enable_arc }	RO
libcell	
adder {true false}	RO
area <i>string</i>	RW
asynch_clear <i>string</i>	RO
asynch_preset <i>string</i>	RO
avoid {true false}	RW
buffer {true false}	RO
cell_leakage_power <i>float</i>	RW
clock <i>string</i>	RO
clock_gating_integrated_cell <i>string</i>	RO
combinational {true false}	RO
flop {true false}	RO
inverter {true false}	RO
is_clock_gating_cell {true false}	RO
is_isolation_cell {true false}	RW
is_level_shifter {true false}	RO
latch {true false}	RO
latch_enable <i>string</i>	RO
liberty_attributes <i>string</i>	RO

Quick Reference for Encounter RTL Compiler

List of Attributes by Object Type

pad {true false}	RO
power_gating_cell {true false}	RO
power_gating_cell_type <i>string</i>	RW
preserve {true false}	RW
scan_enable <i>string</i>	RO
scan_in <i>string</i>	RO
sequential {true false}	RO
sync_clear <i>string</i>	RO
sync_enable <i>string</i>	RO
sync_preset <i>string</i>	RO
timing_model {true false}	RO
tristate {true false}	RO
usable {true false}	RO
user_defined <i>string</i>	RW
libpin	
async_clear_phase {active_high active_low none}	RO
async_preset_phase {active_high active_low none}	RO
capacitance <i>string</i>	RW
clock_gate_clock_pin {true false}	RO
clock_gate_enable_pin {true false}	RO
clock_gate_obs_pin {true false}	RO
clock_gate_out_pin {true false}}	RO
clock_gate_reset_pin {true false}	RO
clock_gate_test_pin {true false}	RO
clock_phase {active_high active_low none}	RO
fanout_load <i>float</i>	RO
function <i>string</i>	RO
higher_drive <i>string</i>	RO
incoming_timing_arcs <i>string</i>	RO
input {true false}	RO
internal {true false}	RO
is_iq_function {true false}	RO

Quick Reference for Encounter RTL Compiler

List of Attributes by Object Type

is_ign_function {true false}	RO
isolation_cell_enable_pin {true false}	RW
latch_enable_phase {active_high active_low none}	RO
level_shifter_enable_pin {true false}	RO
liberty_attributes <i>string</i>	RO
lower_drive <i>string</i>	RO
outgoing_timing_arcs <i>string</i>	RO
output {true false}	RO
power_gating_pin_class <i>string</i>	RO
power_gating_pin_phase {active_low active_high none}	RO
scan_enable_phase {active_high active_low none}	RO
scan_in_phase {active_high active_low none}	RO
signal_level <i>string</i>	RO
sync_clear_phase {active_high active_low none}	RO
sync_enable_phase {active_high active_low none}	RO
sync_preset_phase {active_high active_low none}	RO
tristate {true false}	RO
user_defined <i>string</i>	RW
library	
cap_scale_in_fF <i>float</i>	RO
default_power_rail <i>string</i>	RO
default_wireload <i>string</i>	RW
files <i>string</i>	RO
leakage_power_scale_in_nW <i>float</i>	RO
liberty_attributes <i>string</i>	RO
power_rails <i>Tcl_list</i>	RO
time_scale_in_ps <i>integer</i>	RO
usable_comb_cells <i>integer</i>	RO
usable_seq_cells <i>integer</i>	RO
usable_timing_models <i>integer</i>	RO
version <i>string</i>	RO

Quick Reference for Encounter RTL Compiler

List of Attributes by Object Type

library_domain	
active_operating_conditions <i>string</i>	RO
is_default {true false}	RW
library {{lib [lib]...} [{lib [lib]...}]...}	RW
operating_conditions <i>string</i>	RW
power_library <i>domain</i>	RW
wireload_selection {table none default}	RW
message	
count <i>integer</i>	RO
help <i>string</i>	RO
id <i>integer</i>	RO
max_print {integer no_value}	RW
print_count <i>integer</i>	RO
priority <i>integer</i>	RO
severity {Info Error Warning}	RO
type <i>string</i>	RO
message_group	
is_user {true false}	RO
net	
drivers <i>string</i>	RO
ideal {true false}	RO
loads <i>string</i>	RO
logic0_driven {true false}	RO
logic1_driven {true false}	RO
lp_asserted_probability <i>float</i>	RW
lp_asserted_toggle_rate <i>float</i>	RW
lp_computed_probability <i>float</i>	RO
lp_computed_toggle_rate <i>float</i>	RO
lp_net_power <i>float</i>	RO
lp_probability_type {asserted clock computed constant default}	RO
lp_toggle_rate_type {asserted clock computed constant default}	RO

Quick Reference for Encounter RTL Compiler

List of Attributes by Object Type

<code>num_drivers</code> <i>integer</i>	RO
<code>num_loads</code> <i>integer</i>	RO
<code>preserve</code> {true false delete_ok}	RW
<code>unique_versions</code> <i>string</i>	RO
<code>user_defined</code> <i>string</i>	RW
operating_condition	
<code>liberty_attributes</code> <i>string</i>	RO
<code>process</code> <i>string</i>	RW
<code>temperature</code> <i>string</i>	RW
<code>tree_type</code> <i>string</i>	RW
<code>voltage</code> <i>string</i>	RW
pin	
<code>break_timing_paths</code> {true false propagate_slews}	RW
<code>capturer</code> {true false}	RO
<code>causes_ideal_net</code> {true false}	RO
<code>clock_hold_uncertainty</code> <i>integer</i>	RW
<code>clock_network_early_latency</code> <i>integer</i>	RW
<code>clock_network_late_latency</code> <i>integer</i>	RW
<code>clock_setup_uncertainty</code> { <i>integer</i> <i>string</i> }	RW
<code>clock_source_early_latency</code> <i>integer</i>	RW
<code>clock_source_late_latency</code> <i>integer</i>	RW
<code>clock_sources_inverted</code> <i>string</i>	RO
<code>clock_sources_non_inverted</code> <i>string</i>	RO
<code>connect_delay</code> { <i>float</i> no_value}	RO
<code>dft_controllable</code> <i>string</i>	RW
<code>direction</code> {in out inout}	RO
<code>endpoint</code> {true false}	RO
<code>exceptions</code> <i>string</i>	RO
<code>external_delays</code> <i>string</i>	RO
<code>external_delays_by_mode</code> { <i>mode external_delay</i> } [{ <i>mode external_delay</i> }]...}	RO
<code>ideal_driver</code> {true false}	RW
<code>ideal_network</code> {true false}	RW

Quick Reference for Encounter RTL Compiler

List of Attributes by Object Type

<code>inverting_clocks</code> <i>string</i>	RO
<code>latch_max_borrow</code> { <i>float</i> <i>no_value</i> }	RW
<code>latch_max_borrow_by_mode</code> { <i>mode_name_1 delay_value</i> } [<i>{mode_name_2 delay_value}</i>]}...	RW
<code>launcher</code> { <i>true</i> <i>false</i> }	RO
<code>libpin</code> <i>string</i>	RO
<code>lp_asserted_probability</code> <i>float</i>	RW
<code>lp_asserted_toggle_rate</code> <i>float</i>	RW
<code>lp_computed_probability</code> <i>float</i>	RO
<code>lp_computed_toggle_rate</code> <i>float</i>	RO
<code>lp_net_power</code> <i>float</i>	RO
<code>lp_probability_type</code> { <i>asserted</i> <i>clock</i> <i>computed</i> <i>constant</i> <i>default</i> }	RO
<code>lp_toggle_rate_type</code> { <i>asserted</i> <i>clock</i> <i>computed</i> <i>constant</i> <i>default</i> }	RO
<code>net</code> <i>string</i>	RO
<code>non_inverting_clocks</code> <i>string</i>	RO
<code>pin_capacitance</code> { <i>float</i> <i>no_value</i> }	RO
<code>preserve</code> { <i>true</i> <i>false</i> <i>delete_ok</i> }	RW
<code>propagated_clocks</code> <i>pin_name</i>	RO
<code>propagated_clocks_by_mode</code> { <i>{mode_name_1 [clock_info_1]}...</i> } [<i>{mode_name_2 [clock_info_2]}...</i>]}...	RO
<code>propagated_ideal_network</code> { <i>true</i> <i>false</i> }	RO
<code>prune_unused_logic</code> { <i>true</i> <i>false</i> }	RW
<code>rf_slack</code> <i>rise fall</i>	RO
<code>slack</code> { <i>float</i> <i>no_value</i> }	RO
<code>slack_by_mode</code> { <i>{mode_name_1 delay_value}</i> } [<i>{mode_name_2 delay_value}</i>]}...	RO
<code>slew</code> { <i>rise fall</i> }	RO
<code>startpoint</code> { <i>true</i> <i>false</i> }	RO
<code>timing_arcs</code> <i>string</i>	RO
<code>timing_case_computed_value</code> { <i>0</i> <i>1</i> <i>no_value</i> }	RO
<code>timing_case_computed_value_by_mode</code> { <i>mode</i> [<i>0</i> <i>1</i>]} [<i>{mode</i> [<i>0</i> <i>1</i>]}]}...	RO
<code>timing_case_logic_value</code> { <i>0</i> <i>1</i> <i>no_value</i> }	RW
<code>timing_case_logic_value_by_mode</code> { <i>mode_name_1 case_analyis_value</i> } [<i>{mode_name_2 case_analysis_value}</i>]}...	RW

Quick Reference for Encounter RTL Compiler

List of Attributes by Object Type

unique_versions <i>string</i>	RO
user_defined <i>string</i>	RW
wire_capacitance { <i>float</i> no_value}	RO
wire_resistance { <i>float</i> no_value}	RO
wireload_model <i>string</i>	RO
pin_bus	
bits <i>string</i>	RO
port	
break_timing_paths {true false propagate_slews}	RW
bus <i>string</i>	RO
causes_ideal_net {true false}	RO
clock_hold_uncertainty <i>integer</i>	RW
clock_network_early_latency <i>integer</i>	RW
clock_network_late_latency <i>integer</i>	RW
clock_setup_uncertainty { <i>integer</i> <i>string</i> }	RW
clock_source_early_latency <i>integer</i>	RW
clock_source_late_latency <i>integer</i>	RW
clock_sources_inverted <i>string</i>	RO
clock_sources_non_inverted <i>string</i>	RO
connect_delay { <i>float</i> no_value}	RO
direction {in out inout}	RO
endpoint {true false}	RO
exceptions <i>string</i>	RO
external_delays <i>string</i>	RO
external_delays_by_mode { <i>mode external_delay</i> } [{ <i>mode external_delay</i> }]...	RO
external_driven_pin_fall <i>string</i>	RW
external_driven_pin_rise <i>string</i>	RW
external_driver {min_rise min_fall max_rise max_fall}	RW
external_driver_from_pin {min_rise min_fall max_rise max_fall}	RW
external_driver_input_slew { <i>integer</i> no_value}	RW
external_fanout_load { <i>float</i> no_value}	RW
external_non_tristate_drivers <i>integer</i>	RW

Quick Reference for Encounter RTL Compiler

List of Attributes by Object Type

external_pin_cap {float no_value}	RW
external_resistance {min_rise min_fall max_rise max_fall}	RW
external_wire_cap {float no_value}	RW
external_wire_res {float no_value}	RW
external_wireload_fanout {integer no_value}	RW
external_wireload_model string	RW
fixed_slew {min_rise min_fall max_rise max_fall}	RW
ideal_driver {true false}	RW
ideal_network {true false}	RW
ignore_external_driver_drc {true false}	RW
lp_asserted_probability float	RW
lp_asserted_toggle_rate float	RW
lp_computed_probability float	RO
lp_computed_toggle_rate float	RO
lp_net_power float	RO
lp_probability_type {asserted clock computed constant default}	RO
lp_toggle_rate_type {asserted clock computed constant default}	RO
max_capacitance {float no_value}	RW
max_fanout {float no_value}	RW
max_transition {integer no_value}	RW
net string	RO
pin_capacitance {float no_value}	RO
port_delay {rise fall}	RO
propagated_clocks port_name	RO
propagated_clocks_by_mode {mode_name_1 [clock_info_1]...} [{mode_name_2 [clock_info_2]...}]...	RO
rf_slack rise fall	RO
slack {float no_value}	RO
slack_by_mode { {mode_name_1 delay_value} [{mode_name_2 delay_value}] ... }	RO
slew {rise fall}	RO
startpoint {true false}	RO
timing_case_computed_value {0 1 no_value}	RO

Quick Reference for Encounter RTL Compiler

List of Attributes by Object Type

timing_case_computed_value_by_mode {{mode [0 1]} [{mode [0 1]}]...}	RO
timing_case_logic_value {0 1 no_value}	RW
timing_case_logic_value_by_mode {mode_name_1 case_analys_value} [{mode_name_2 case_analysis_value}]...	RW
unique_versions <i>string</i>	RO
user_defined <i>string</i>	RW
wire_capacitance {float no_value}	RO
wire_resistance {float no_value}	RO
port_bus	
bits <i>string</i>	RO
direction {in out inout}	RO
order <i>integer</i>	RO
root	
active_operating_conditions <i>string</i>	RO
area_per_unit_len {float}	RW
aspect_ratio <i>number</i>	RW
bit_blasted_port_style <i>string</i>	RW
bsub_options <i>bsub_option_name</i>	RW
bus_naming_style <i>string</i>	RW
cap_table_file {capacitance_table_file}	RW
capacitance_per_unit_len {float}	RW
case_analysis_sequential_propagation {true false}	RW
checkpoint_flow {true false}	RW
command_log <i>string</i>	RW
delayed_pragma_commands_interpreter <i>string</i>	RW
delete_unloaded_insts {true false}	RW
delete_unloaded_seqs {true false}	RW
derive_bussed_pins {true false}	RW
dft_identify_internal_test_clocks {true false}	RW
dft_prefix <i>string</i>	RW
dft_report_empty_test_clocks {true false}	RW
dft_scan_style {muxed_scan clocked_lssd_scan}	RO

Quick Reference for Encounter RTL Compiler

List of Attributes by Object Type

dp_area_mode {true false}	RW
dp_perform_csa_operations {true false}	RW
dp_perform_sharing_operations {true false}	RW
dp_perform_speculation_operations {true false}	RW
dp_postmap_downsize {true false}	RW
dp_postmap_upsize {true false}	RW
drc_first {true false}	RW
endpoint_slack_opto {true false}	RW
exact_match_seqs_async_controls {true false}	RW
find_object_threshold <i>integer</i>	RW
gen_module_prefix <i>string</i>	RW
hdl_allow_inout_const_port_connect {true false}	RW
hdl_array_naming_style <i>string</i>	RW
hdl_async_set_reset " <i>comma_separated_list_of_signals</i> "	RW
hdl_auto_async_set_reset {true false}	RW
hdl_auto_sync_set_reset {true false}	RW
hdl_bit_blast_threshold <i>integer</i>	RW
hdl_delete_transparent_latches {true false}	RW
hdl_enable_proc_name {true false}	RW
hdl_error_on_blackbox {true false}	RW
hdl_error_on_latch {true false}	RW
hdl_ff_keep_explicit_feedback {true false}	RW
hdl_ff_keep_feedback {true false}	RW
hdl_filelist { <i>hdl_library language_standard {hdl_file ...} }...</i>	RW
hdl_infer_unresolved_from_logic_abstract {true false}	RW
hdl_language {v5 v1 vhdl sv}	RW
hdl_latch_keep_feedback {true false}	RW
hdl_max_loop_limit <i>integer</i>	RW
hdl_max_recursion_limit <i>integer</i>	RW
hdl_parameter_naming_style <i>string</i>	RW
hdl_preserve_dangling_output_nets {true false}	RW
hdl_preserve_unused_registers {true false}	RW

Quick Reference for Encounter RTL Compiler

List of Attributes by Object Type

hdl_record_naming_style	RW
hdl_reg_naming_style <i>string</i>	RW
hdl_search_path <i>Tcl_list</i>	RW
hdl_sync_set_reset " <i>comma_separated_list_of_signals</i> "	RW
hdl_track_filename_row_col {true false}	RW
hdl_trim_target_index {true false}	RW
hdl_unconnected_input_port_value {0 1 X none}	RW
hdl_undriven_output_port_value {0 1 X Z none}	RW
hdl_undriven_signal_value {0 1 X none}	RW
hdl_use_default_parameter_values_in_name {true false}	RW
hdl_use_parameterized_module_by_name {true false}	RW
hdl_use_port_default_value {true false}	RW
hdl_use_techelt_first {true false}	RW
hdl_vector_naming_style <i>string</i>	RW
hdl_vhdl_case {lower upper original}	RW
hdl_vhdl_environment {common synopsys}	RW
hdl_vhdl_lrm_compliance {true false}	RW
hdl_vhdl_preferred_architecture <i>string</i>	RW
hdl_vhdl_read_version {7 3}	RW
ignore_scan_combinational_arcs {true false}	RW
ignore_unknown_embedded_commands {true false}	RW
information_level <i>integer</i>	RW
input_asynchro_reset_blk_pragma <i>string</i>	RW
input_asynchro_reset_pragma <i>string</i>	RW
input_case_cover_pragma <i>string</i>	RW
input_case_decode_pragma <i>string</i>	RW
input_map_to_mux_pragma <i>string</i>	RW
input_pragma_keyword <i>string</i>	RW
input_synchro_reset_blk_pragma <i>string</i>	RW
input_synchro_reset_pragma <i>string</i>	RW
inst_prefix <i>string</i>	RW
interconnect_mode {ple wireload}	RW

Quick Reference for Encounter RTL Compiler

List of Attributes by Object Type

lef_library {lef_library}	RW
lib_lef_consistency_check_enable {true false}	RW
lib_search_path <i>Tcl_list</i>	RW
library {{lib [lib]...} [{lib [lib]...}]...}	RW
lp_clock_gating_prefix <i>string</i>	RW
lp_insert_clock_gating {true false}	RW
lp_insert_operand_isolation {true false}	RW
lp_multi_vt_optimization_effort {low medium high}	RW
lp_operand_isolation_prefix <i>string</i>	RW
lp_power_analysis_effort {low medium high}	RW
lp_power_unit <i>power_unit</i>	RW
lp_toggle_rate_unit <i>toggle_unit</i>	RW
memory_limit <i>integer</i>	RW
memory_usage <i>integer</i>	RO
merge_seqs_into_multibit_cells {true false}	RW
multibit_seqs_from_different_banks {true false}	RW
multibit_seqs_members_naming_style {list_of_strings}	RW
number_of_routing_layers <i>integer</i>	RW
operating_conditions <i>string</i>	RW
optimize_constant_0_flops {true false}	RW
optimize_constant_1_flops {true false}	RW
optimize_constant_latches {true false}	RW
optimize_yield {true false}	RW
parse_control_command <i>string</i>	RW
path <i>string</i>	RW
platform_wordsize <i>integer</i>	RO
program_name <i>string</i>	RO
program_short_name <i>string</i>	RO
program_version <i>string</i>	RO
resistance_per_unit_len {float}	RW
retime_reg_naming_suffix { string }	RW
runtime <i>float</i>	RO

Quick Reference for Encounter RTL Compiler

List of Attributes by Object Type

scale_of_cap_per_unit_len {float}	RW
scale_of_res_per_unit_len {float}	RW
script_begin string	RW
script_end string	RW
script_search_path string	RW
site_size microns	RW
source_verbose {true false}	RW
stdout_log log_file_name	RW
super_thread_servers {machine_names}	RW
synthesis_off_command string	RW
synthesis_on_command string	RW
time_recovery_arcs {true false}	RW
ui_respects_preserve {true false}	RW
ungroup_separator string	RW
uniquify_naming_style string	RW
unmap_scan_flops {false not_mapped_for_dft true}	RW
use_scan_seqs_for_non_dft {true false}	RW
wireload_mode {default physical top enclosed segmented}	RW
wireload_selection {table none default}	RW
wlec_cut_point string	RW
wlec_env_var string	RW
wlec_flat_r2n {true false}	RW
wlec_lib_statetable {true false}	RW
wlec_new_hier_comp {true false}	RW
wlec_no_exit {true false}	RW
wlec_save_ssion string	RW
wlec_sim_lib string	RW
wlec_sim_plus_lib {true false}	RW
wlec_uniquify {true false}	RW
wlec_use_lec_model {true false}	RW
wlec_verbose {true false}	RW
write_vlog_bit_blast_constants {true false}	RW

Quick Reference for Encounter RTL Compiler

List of Attributes by Object Type

write_vlog_bit_blast_mapped_ports {true false}	RW
write_vlog_declare_wires {true false}	RW
write_vlog_empty_module_for_logic_abstract {true false}	RW
write_vlog_line_wrap_limit <i>integer</i>	RW
write_vlog_no_negative_index {true false}	RW
write_vlog_top_module_first {true false}	RW
write_vlog_unconnected_port_style { none partial full }	RW
scan_chain	
body <i>string</i>	RO
complete {true false}	RO
dft_hookup_pin_sdi { <i>pin port bus</i> }	RO
dft_hookup_pin_sdo { <i>pin port bus</i> }	RO
domain <i>string</i>	RO
edge {rise fall any}	RO
head <i>string</i>	RO
max_length <i>integer</i>	RO
scan_clock_a <i>string</i>	RO
scan_clock_b <i>string</i>	RO
scan_in <i>string</i>	RO
scan_out <i>string</i>	RO
shared_output {true false}	RO
shared_select <i>string</i>	RO
shift_enable <i>string</i>	RO
tail <i>string</i>	RO
terminal_lockup {none level_sensitive edge_sensitive}	RO
scan_segment	
active {low high}	RO
clock <i>string</i>	RO
clock_edge {fall rise}	RO
connected_scan_clock_a {true false}	RO
connected_scan_clock_b {true false}	RO
connected_shift_enable {true false}	RO

Quick Reference for Encounter RTL Compiler

List of Attributes by Object Type

core_wrapper {true false}	RO
dft_status {Passes DFT Rules Fails DFT Rules}	RO
dft_tail_test_clock <i>string</i>	RO
dft_tail_test_clock_edge {rise fall}	RO
dft_test_clock <i>string</i>	RO
dft_test_clock_edge {rise fall}	RO
dft_violation {abstract_testmode clock async set async reset} #(violation_Id_number)	RO
elements <i>string</i>	RO
instance <i>string</i>	RO
reg_count <i>integer</i>	RO
scan_clock_a <i>string</i>	RO
scan_clock_b <i>string</i>	RO
scan_in <i>string</i>	RO
scan_out <i>string</i>	RO
shift_enable <i>string</i>	RO
skew_safe {true false}	RO
tail_clock <i>string</i>	RO
tail_clock_edge {fall rise}	RO
test_modes <i>string</i>	RO
type {abstract fixed floating preserve shift_register}	RO
seq_function	
d_function <i>string</i>	RW
subdesign	
allow_csa_subdesign {true false}	RW
allow_sharing_subdesign {true false}	RW
allow_speculation_subdesign {true false}	RW
arch_filename <i>string</i>	RW
boundary_opto {true false}	RW
candidate_impls {{impl_directory_1 bind_name_1}{impl_directory_2 bind_name_2} ...}	RO
cell_area <i>string</i>	RO

Quick Reference for Encounter RTL Compiler

List of Attributes by Object Type

<i>cell_count integer</i>	RO
<i>delete_unloaded_seqs {true false}</i>	RW
<i>dft_dont_scan {true false}</i>	RW
<i>entity_filename string</i>	RW
<i>force_wireload {none auto_select inherit}</i>	RW
<i>fplan_height microns</i>	RW
<i>fplan_width microns</i>	RW
<i>hard_region {true false}</i>	RW
<i>hdl_filelist {hdl_library language_standard {hdl_file ...} }...</i>	RW
<i>hdl_parameters string current_value</i>	RO
<i>hdl_user_name string</i>	RW
<i>instances string</i>	RO
<i>library_domain domain</i>	RW
<i>logical_hier {true false}</i>	RO
<i>lp_clock_gating_exclude {true false}</i>	RW
<i>preserve {true false delete_ok map_size_ok size_ok size_delete_ok}</i>	RW
<i>retime {true false}</i>	RW
<i>retime_hard_region { true false }</i>	RW
<i>selected_impl {impl_directory bind_name}</i>	RO
<i>speed_grade {very_slow slow medium fast very_fast}</i>	RO
<i>sub_arch string</i>	RO
<i>timing_driven_muxopto {true false}</i>	RW
<i>user_defined string</i>	RW
<i>user_speed_grade {very_slow slow medium fast very_fast}</i>	RW
<i>user_sub_arch {booth non-booth}</i>	RW
<i>wireload string</i>	RO
subport	
<i>bus string</i>	RO
<i>causes_ideal_net {true false}</i>	RO
<i>direction {in out inout}</i>	RO
<i>lp_asserted_probability float</i>	RW
<i>lp_asserted_toggle_rate float</i>	RW

Quick Reference for Encounter RTL Compiler

List of Attributes by Object Type

<code>lp_computed_probability float</code>	RO
<code>lp_computed_toggle_rate float</code>	RO
<code>lp_net_power float</code>	RO
<code>lp_probability_type {asserted clock computed constant default}</code>	RO
<code>lp_toggle_rate_type {asserted clock computed constant default}</code>	RO
<code>net string</code>	RO
<code>pin_capacitance {float no_value}</code>	RO
<code>unique_versions string</code>	RO
<code>user_defined string</code>	RW
<code>wire_capacitance {float no_value}</code>	RO
<code>wire_resistance {float no_value}</code>	RO
subport_bus	
<code>bits string</code>	RO
<code>direction {in out inout}</code>	RO
<code>order integer</code>	RO
test_clock	
<code>controllable {true false}</code>	RW
<code>dft_hookup_pin {pin port bus}</code>	RO
<code>dft_hookup_polarity {inverted non_inverted}</code>	RO
<code>divide_fall integer</code>	RW
<code>divide_period integer</code>	RW
<code>divide_rise integer</code>	RW
<code>fall integer</code>	RW
<code>off_state {0 1}</code>	RO
<code>period integer</code>	RW
<code>rise integer</code>	RW
<code>root_source_pins list</code>	RO
<code>root_source_polarity {inverting non_inverting}</code>	RO
<code>sources string</code>	RW
<code>user_defined {true false}</code>	RO
test_signal	

Quick Reference for Encounter RTL Compiler

List of Attributes by Object Type

active {low high}	RW
dedicated_pin {true false}	RW
default_shift_enable {true false}	RW
dft_hookup_pin {pin port bus}	RO
dft_hookup_polarity {inverted non_inverted}	RO
divide_fall <i>integer</i>	RW
divide_period <i>integer</i>	RW
divide_rise <i>integer</i>	RW
fall <i>integer</i>	RW
ideal {true false}	RW
period <i>integer</i>	RW
pin <i>string</i>	RW
rise <i>integer</i>	RW
scan_shift {true false}	RW
type {scan_clock_a scan_clock_b shift_enable test_mode}	RW
user_defined {true false}	RO
violation	
description <i>string</i>	RO
file_name <i>string</i>	RO
fixed {true false}	RO
endpoints <i>string</i>	RO
id <i>integer</i>	RO
line_number <i>integer</i>	RO
reg_count <i>integer</i>	RO
registers <i>instance_list</i>	RO
root_node {pin port bus}	RO
segments <i>list</i>	RO
type {async clock}	RO
wireload	
fanout_cap <i>string</i>	RW
liberty_attributes <i>string</i>	RO

Quick Reference for Encounter RTL Compiler

List of Attributes by Object Type

List of Attributes and Associated Object Types

The following table provides an alphabetical listing of the attributes with their syntax.

Attribute Listing with Syntax	Object Type
active {low high}	actual_scan_segment scan_segment test_signal
active_operating_conditions <i>string</i>	library_domain root
adder {true false}	libcell
adjust_value {float no_value}	exception
allow_csa_subdesign {true false}	subdesign
allow_sharing_subdesign {true false}	subdesign
allow_speculation_subdesign {true false}	subdesign
analyzed {true false}	actual_scan_chain
arch_filename <i>string</i>	design subdesign
area <i>string</i>	design libcell
area_per_unit_len {float}	root
aspect_ratio <i>number</i>	root
async_clear_phase {active_high active_low none}	libpin
async_preset_phase {active_high active_low none}	libpin
asynch_clear <i>string</i>	libcell

Quick Reference for Encounter RTL Compiler

List of Attributes and Associated Object Types

Attribute Listing with Syntax	Object Type
<code>asynch_preset</code> <i>string</i>	libcell
<code>avoid</code> {true false}	hdl_bind hdl_comp hdl_comp_arch hdl_impl hdl_lib libcell
<code>bit_blasted_port_style</code> <i>string</i>	root
<code>bit_width</code> <i>formula</i>	hdl_pin
<code>bits</code> <i>string</i>	pin_bus port_bus subport_bus
<code>body</code> <i>string</i>	scan_chain
<code>boundary_opto</code> {true false}	subdesign
<code>break_timing_paths</code> {true false propagate_slews}	pin port
<code>bsub_options</code> <i>bsub_option_name</i>	root
<code>buffer</code> {true false}	instance libcell
<code>bus</code> <i>string</i>	port subport
<code>bus_naming_style</code> <i>string</i>	root
<code>candidate_impls</code> {{impl_directory_1 bind_name_1}{impl_directory_2 bind_name_2} ...}	subdesign
<code>cap_scale_in_fF</code> <i>float</i>	library
<code>cap_table_file</code> {capacitance_table_file}	root
<code>capacitance</code> <i>string</i>	libpin
<code>capacitance_per_unit_len</code> { <i>float</i> }	root
<code>capturer</code> {true false}	pin
<code>case_analysis_sequential_propagation</code> {true false}	root

Quick Reference for Encounter RTL Compiler

List of Attributes and Associated Object Types

Attribute Listing with Syntax	Object Type
<code>causes_ideal_net {true false}</code>	pin port subport
<code>cell_area string</code>	design instance subdesign
<code>cell_count integer</code>	design subdesign
<code>cell_leakage_power float</code>	libcell
<code>checkpoint_dofile_naming_style name</code>	design
<code>checkpoint_flow {true false}</code>	root
<code>checkpoint_netlist_naming_style name</code>	design
<code>clock string</code>	actual_scan_segment external_delay libcell scan_segment
<code>clock_edge {fall rise}</code>	actual_scan_segment scan_segment
<code>clock_gate_clock_pin {true false}</code>	libpin
<code>clock_gate_enable_pin {true false}</code>	libpin
<code>clock_gate_obs_pin {true false}</code>	libpin
<code>clock_gate_out_pin {true false}}</code>	libpin
<code>clock_gate_reset_pin {true false}</code>	libpin
<code>clock_gate_test_pin {true false}</code>	libpin
<code>clock_gating_integrated_cell string</code>	libcell
<code>clock_hold_uncertainty integer</code>	clock pin port
<code>clock_network_early_latency integer</code>	clock pin port

Quick Reference for Encounter RTL Compiler

List of Attributes and Associated Object Types

Attribute Listing with Syntax	Object Type
<code>clock_network_late_latency</code> <i>integer</i>	clock pin port
<code>clock_network_latency_included</code> {true false}	external_delay
<code>clock_phase</code> {active_high active_low none}	libpin
<code>clock_rise</code> {true false}	external_delay
<code>clock_setup_uncertainty</code> { <i>integer</i> <i>string</i> }	clock pin port
<code>clock_source_early_latency</code> <i>integer</i>	clock pin port
<code>clock_source_late_latency</code> <i>integer</i>	clock pin port
<code>clock_source_latency_included</code> {true false}	external_delay
<code>clock_sources_inverted</code> <i>string</i>	pin port
<code>clock_sources_non_inverted</code> <i>string</i>	pin port
<code>combinational</code> {true false}	libcell
<code>command_log</code> <i>string</i>	root
<code>complete</code> {true false}	scan_chain
<code>component</code> <i>string</i>	hdl_inst
<code>connect_delay</code> { <i>float</i> no_value}	pin port
<code>connected_scan_clock_a</code> {true false}	actual_scan_segment scan_segment
<code>connected_scan_clock_b</code> {true false}	actual_scan_segment scan_segment

Quick Reference for Encounter RTL Compiler

List of Attributes and Associated Object Types

Attribute Listing with Syntax	Object Type
connected_shift_enable {true false}	actual_scan_chain actual_scan_segment scan_segment
constraint <i>constraint_setting</i>	hdl_bind
controllable {true false}	test_clock
core_wrapper {true false}	actual_scan_segment scan_segment
cost_group <i>string</i>	exception
count <i>integer</i>	message
d_function <i>string</i>	seq_function
dedicated_pin {true false}	test_signal
def_file <i>def_filename</i>	design
default {true false}	library_domain
default_location <i>pathname</i>	hdl_pack
default_power_rail <i>string</i>	library
default_shift_enable {true false}	test_signal
default_wireload <i>string</i>	library
delay <i>integer_list</i>	external_delay
delay_value {float no_value}	exception
delayed_pragma_commands_interpreter <i>string</i>	root
delete_unloaded_insts {true false}	root
delete_unloaded_seqs {true false}	root subdesign
derive_bussed_pins {true false}	root
description <i>string</i>	violation
dft_abstract_dont_scan {true false}	instance
dft_connect_scan_data_pins_during_mapping {loopback floating ground}	design
dft_connect_shift_enable_during_mapping {tie_off floating}	design
dft_controllable <i>string</i>	pin

Quick Reference for Encounter RTL Compiler

List of Attributes and Associated Object Types

Attribute Listing with Syntax	Object Type
dft_dont_scan {true false}	design instance subdesign
dft_hookup_pin {pin port bus}	test_clock test_signal
dft_hookup_pin_sdi {pin port bus}	scan_chain
dft_hookup_pin_sdo {pin port bus}	scan_chain
dft_hookup_polarity {inverted non_inverted}	test_clock test_signal
dft_identify_internal_test_clocks {true false}	root
dft_inherited_dont_scan {true false}	instance
dft_lockup_element_type {level_sensitive edge_sensitive}	design
dft_mapped {true false}	instance
dft_max_length_of_scan_chains {integer no_value}	design
dft_min_number_of_scan_chains {integer no_value}	design
dft_mix_clock_edges_in_scan_chains {true false}	design
dft_part_of_segment {abstract fixed floating preserve shift_register}	instance
dft_prefix <i>string</i>	root
dft_report_empty_test_clocks {true false}	root
dft_scan_map_mode {tdrc_pass force_all preserve}	design
dft_scan_output_preference {auto non_inverted inverted}	design
dft_scan_style {muxed_scan clocked_lssd_scan}	root
dft_status {Passes DFT Rules Fails DFT Rules Abstract Dont Scan Dont scan Misc non scan}	instance
dft_status {Passes DFT Rules Fails DFT Rules}	scan_segment
dft_tail_test_clock <i>string</i>	actual_scan_segment scan_segment
dft_tail_test_clock_edge {rise fall}	actual_scan_segment scan_segment

Quick Reference for Encounter RTL Compiler

List of Attributes and Associated Object Types

Attribute Listing with Syntax	Object Type
<code>dft_test_clock</code> <i>string</i>	actual_scan_segment instance scan_segment
<code>dft_test_clock_edge</code> {rise fall}	actual_scan_segment instance scan_segment
<code>dft_test_clock_source</code> {pin port bus}	instance
<code>dft_violation</code> {abstract_testmode clock async set async reset} #(violation_Id_number)	scan_segment
<code>dft_violation</code> {clock async set async reset} #(violation_Id_number)	instance
<code>direction</code> {in out inout}	pin port port_bus subport subport_bus
<code>direction</code> {input output inout}	hdl_pin
<code>disabled_arcs</code> {0 1 no_value}	instance
<code>disabled_arcs_by_mode</code> {mode_name_1 libarcs} [{mode libarcs}]...	instance
<code>divide_fall</code> <i>integer</i>	clock test_clock test_signal
<code>divide_period</code> <i>integer</i>	clock test_clock test_signal
<code>divide_rise</code> <i>integer</i>	clock test_clock test_signal
<code>domain</code> <i>string</i>	actual_scan_chain scan_chain
<code>dont_retime</code> {true false}	instance
<code>dp_area_mode</code> {true false}	root
<code>dp_perform_csa_operations</code> {true false}	root

Quick Reference for Encounter RTL Compiler

List of Attributes and Associated Object Types

Attribute Listing with Syntax	Object Type
<code>dp_perform_sharing_operations {true false}</code>	root
<code>dp_perform_speculation_operations {true false}</code>	root
<code>dp_postmap_downsize {true false}</code>	root
<code>dp_postmap_upsize {true false}</code>	root
<code>drc_first {true false}</code>	root
<code>drivers string</code>	net
<code>edge {rise fall any}</code>	actual_scan_chain scan_chain
<code>elements string</code>	actual_scan_chain actual_scan_segment scan_segment
<code>enabled {true false}</code>	libarc
<code>endpoint {true false}</code>	pin port
<code>endpoint_slack_opto {true false}</code>	root
<code>endpoints string</code>	violation
<code>entity_filename string</code>	design subdesign
<code>exact_match_seqs_async_controls {true false}</code>	root
<code>exception_type {multi_cycle path_delay path_disable path_adjust path_group}</code>	exception
<code>exceptions string</code>	clock cost_group external_delay instance pin port
<code>external_delay_pins string</code>	external_delay
<code>external_delays string</code>	pin port
<code>external_delays_by_mode {mode external_delay} [{mode external_delay}]...</code>	port

Quick Reference for Encounter RTL Compiler

List of Attributes and Associated Object Types

Attribute Listing with Syntax	Object Type
	pin
external_driven_pin_fall <i>string</i>	port
external_driven_pin_rise <i>string</i>	port
external_driver {min_rise min_fall max_rise max_fall}	port
external_driver_from_pin {min_rise min_fall max_rise max_fall}	port
external_driver_input_slew {integer no_value}	port
external_fanout_load {float no_value}	port
external_non_tristate_drivers <i>integer</i>	port
external_pin_cap {float no_value}	port
external_resistance {min_rise min_fall max_rise max_fall}	port
external_wire_cap {float no_value}	port
external_wire_res {float no_value}	port
external_wireload_fanout {integer no_value}	port
external_wireload_model <i>string</i>	port
fall <i>integer</i>	clock test_clock test_signal
fanout_cap <i>string</i>	wireload
fanout_load <i>float</i>	libpin
file_name <i>string</i>	violation
file_row_col <i>Tcl_list</i>	instance
files <i>string</i>	library
find_object_threshold <i>integer</i>	root
fixed {true false}	violation
fixed_slew {min_rise min_fall max_rise max_fall}	port
flop {true false}	instance libcell
force_wireload {custom_wireload none auto_select inherit}	design
force_wireload {none auto_select inherit}	subdesign

Quick Reference for Encounter RTL Compiler

List of Attributes and Associated Object Types

Attribute Listing with Syntax	Object Type
<code>formula string</code>	hdl_param
<code>fplan_height microns</code>	design subdesign
<code>fplan_width microns</code>	design subdesign
<code>from_library_domain string</code>	level_shifter_group
<code>from_pin path</code>	libarc
<code>from_points string</code>	exception
<code>function string</code>	libpin
<code>gen_module_prefix string</code>	root
<code>group string</code>	hdl_proc
<code>hard_region {true false}</code>	instance subdesign
<code>hdl_allow_inout_const_port_connect {true false}</code>	root
<code>hdl_array_naming_style string</code>	root
<code>hdl_async_set_reset "comma_separated_list_of_signals"</code>	root
<code>hdl_auto_async_set_reset {true false}</code>	root
<code>hdl_auto_sync_set_reset {true false}</code>	root
<code>hdl_bit_blast_threshold integer</code>	root
<code>hdl_delete_transparent_latches {true false}</code>	root
<code>hdl_enable_proc_name {true false}</code>	root
<code>hdl_error_on_blackbox {true false}</code>	root
<code>hdl_error_on_latch {true false}</code>	root
<code>hdl_ff_keep_explicit_feedback {true false}</code>	root
<code>hdl_ff_keep_feedback {true false}</code>	root
<code>hdl_filelist {hdl_library language_standard {hdl_file ...} }...</code>	design root subdesign
<code>hdl_infer_unresolved_from_logic_abstract {true false}</code>	root

Quick Reference for Encounter RTL Compiler

List of Attributes and Associated Object Types

Attribute Listing with Syntax	Object Type
hdl_language {v5 v1 vhdl sv}	root
hdl_latch_keep_feedback {true false}	root
hdl_max_loop_limit <i>integer</i>	root
hdl_max_recursion_limit <i>integer</i>	root
hdl_parameter {true false}	hdl_param
hdl_parameter_naming_style <i>string</i>	root
hdl_parameters <i>string current_value</i>	design subdesign
hdl_preserve_dangling_output_nets {true false}	root
hdl_preserve_unused_registers {true false}	root
hdl_proc_name <i>string</i>	instance
hdl_record_naming_style	root
hdl_reg_naming_style <i>string</i>	root
hdl_search_path <i>Tcl_list</i>	root
hdl_sync_set_reset " <i>comma_separated_list_of_signals</i> "	root
hdl_track_filename_row_col {true false}	root
hdl_trim_target_index {true false}	root
hdl_unconnected_input_port_value {0 1 X none}	root
hdl_undriven_output_port_value {0 1 X Z none}	root
hdl_undriven_signal_value {0 1 X none}	root
hdl_use_default_parameter_values_in_name {true false}	root
hdl_use_parameterized_module_by_name {true false}	root
hdl_use_port_default_value {true false}	root
hdl_use_techelt_first {true false}	root
hdl_user_name <i>string</i>	design subdesign
hdl_vector_naming_style <i>string</i>	root
hdl_vhdl_case {lower upper original}	root

Quick Reference for Encounter RTL Compiler

List of Attributes and Associated Object Types

Attribute Listing with Syntax	Object Type
hdl_vhdl_environment {common synopsys}	root
hdl_vhdl_lrm_compliance {true false}	root
hdl_vhdl_preferred_architecture <i>string</i>	root
hdl_vhdl_read_version {7 3}	root
head <i>string</i>	scan_chain
help <i>string</i>	message
hierarchical {true false}	instance
higher_drive <i>string</i>	libpin
id <i>integer</i>	message violation
ideal {true false}	net test_signal
ideal_driver {true false}	pin port
ideal_network {true false}	pin port
ideal_seq_async_pins {true false}	design
ignore_external_driver_drc {true false}	port
ignore_library_drc {true false}	design
ignore_library_max_fanout {true false}	design
ignore_scan_combinational_arcs {true false}	root
ignore_unknown_embedded_commands {true false}	root
incoming_timing_arcs <i>string</i>	libpin
information_level <i>integer</i>	root
inherited_preserve {true false delete_ok map_size_ok size_ok size_delete_ok}	instance
input {true false}	libpin
input_asynchro_reset_blk_pragma <i>string</i>	root
input_asynchro_reset_pragma <i>string</i>	root
input_case_cover_pragma <i>string</i>	root

Quick Reference for Encounter RTL Compiler

List of Attributes and Associated Object Types

Attribute Listing with Syntax	Object Type
<code>input_case_decode_pragma string</code>	root
<code>input_delay {true false}</code>	external_delay
<code>input_map_to_mux_pragma string</code>	root
<code>input_pragma_keyword string</code>	root
<code>input_synchro_reset_blk_pragma string</code>	root
<code>input_synchro_reset_pragma string</code>	root
<code>inst_prefix string</code>	root
<code>instance string</code>	actual_scan_segment scan_segment subdesign
<code>interconnect_mode {ple wireload}</code>	root
<code>internal {true false}</code>	libpin
<code>inverted_sources string</code>	clock
<code>inverter {true false}</code>	instance libcell
<code>inverting_clocks string</code>	pin
<code>is_chipware {true false}</code>	hdl_lib
<code>is_clock_gating_cell {true false}</code>	libcell
<code>is_iq_function {true false}</code>	libpin
<code>is_iqn_function {true false}</code>	libpin
<code>is_isolation_cell {true false}</code>	libcell
<code>is_level_shifter {true false}</code>	libcell
<code>is_user {true false}</code>	message_group
<code>isolation_cell_enable_pin {true false}</code>	libpin
<code>language language_version</code>	hdl_impl
<code>latch {true false}</code>	instance libcell
<code>latch_borrow {float no_value}</code>	design instance

Quick Reference for Encounter RTL Compiler

List of Attributes and Associated Object Types

Attribute Listing with Syntax	Object Type
latch_borrow_by_mode {mode_name_1 delay_value} [{{mode_name_1 delay_value}}]...	design instance
latch_enable <i>string</i>	libcell
latch_enable_phase {active_high active_low none}	libpin
latch_max_borrow {float no_value}	clock design instance pin
latch_max_borrow_by_mode {{mode_name_1 delay_value} [{{mode_name_2 delay_value}}]...}	instance design pin
launcher {true false}	pin
leakage_power_scale_in_nW <i>float</i>	library
lef_library {lef_library}	root
legal <i>formula</i>	hdl_impl
lenient {true false}	exception
level_sensitive {true false}	external_delay
level_shifter_cells <i>string</i>	level_shifter_group
level_shifter_enable_pin {true false}	libpin
lib_lef_consistency_check_enable {true false}	root
lib_search_path <i>Tcl_list</i>	root
libcell <i>string</i>	instance
liberty_attributes <i>string</i>	libarc libcell libpin library operating_condition wireload
libpin <i>string</i>	pin
library {{lib [lib]}...} [{{lib [lib]}...}]...}	library_domain root

Quick Reference for Encounter RTL Compiler

List of Attributes and Associated Object Types

Attribute Listing with Syntax	Object Type
library_domain <i>domain</i>	design hdl_arch instance subdesign
line_number <i>integer</i>	violation
loads <i>string</i>	net
location <i>pathname</i>	hdl_arch hdl_comp hdl_comp_arch hdl_impl hdl_pack
logic0_driven {true false}	net
logic1_driven {true false}	net
logical_hier {true false}	subdesign
lower_drive <i>string</i>	libpin
lp_asserted_probability <i>float</i>	net pin port subport
lp_asserted_toggle_rate <i>float</i>	net pin port subport
lp_clock_gating_add_obs_port {true false}	design
lp_clock_gating_add_reset {true false}	design
lp_clock_gating_cell <i>path_name_for_cell</i>	design
lp_clock_gating_control_point {none precontrol postcontrol}	design
lp_clock_gating_exclude {true false}	design instance subdesign
lp_clock_gating_max_flops <i>integer</i>	design
lp_clock_gating_min_flops <i>integer</i>	design
lp_clock_gating_module <i>string</i>	design

Quick Reference for Encounter RTL Compiler

List of Attributes and Associated Object Types

Attribute Listing with Syntax	Object Type
<code>lp_clock_gating_prefix</code> <i>string</i>	root
<code>lp_clock_gating_style</code> {none latch ff}	design
<code>lp_clock_gating_test_signal</code> <i>test_signal_object</i>	design
<code>lp_computed_probability</code> <i>float</i>	net pin port subport
<code>lp_computed_toggle_rate</code> <i>float</i>	net pin port subport
<code>lp_default_probability</code> <i>float</i>	design instance
<code>lp_default_toggle_rate</code> <i>float</i>	design instance
<code>lp_insert_clock_gating</code> {true false}	root
<code>lp_insert_operand_isolation</code> {true false}	root
<code>lp_internal_power</code> <i>float</i>	design instance
<code>lp_leakage_power</code> <i>float</i>	design instance
<code>lp_map_to_srpg_cells</code> {true false <i>srpg_libcell</i> }	design instance
<code>lp_map_to_srpg_type</code> <i>string</i>	instance
<code>lp_multi_vt_optimization_effort</code> {low medium high}	root
<code>lp_net_power</code> <i>float</i>	design instance net pin port subport
<code>lp_operand_isolation_prefix</code> <i>string</i>	root
<code>lp_optimize_dynamic_power_first</code> {true false}	design

Quick Reference for Encounter RTL Compiler

List of Attributes and Associated Object Types

Attribute Listing with Syntax	Object Type
<code>lp_power_analysis_effort {low medium high}</code>	root
<code>lp_power_optimization_weight float</code>	design
<code>lp_power_unit power_unit</code>	root
<code>lp_probability_type {asserted clock computed constant default}</code>	net pin port subport
<code>lp_srpq_pg_driver {{class driver polarity}...}</code>	instance
<code>lp_srpq_pg_driver string</code>	design
<code>lp_toggle_rate_type {asserted clock computed constant default}</code>	net pin port subport
<code>lp_toggle_rate_unit toggle_unit</code>	root
<code>map_to_module string</code>	hdl_subp
<code>map_to_operator string</code>	hdl_subp
<code>max {true false}</code>	exception
<code>max_cap_cost string</code>	design
<code>max_capacitance {float no_value}</code>	design port
<code>max_dynamic_power float</code>	design
<code>max_fanout {float no_value}</code>	design port
<code>max_fanout_cost string</code>	design
<code>max_leakage_power float</code>	design
<code>max_length integer</code>	scan_chain
<code>max_print {integer no_value}</code>	message
<code>max_trans_cost string</code>	design
<code>max_transition {integer no_value}</code>	design port
<code>memory_limit integer</code>	root

Quick Reference for Encounter RTL Compiler

List of Attributes and Associated Object Types

Attribute Listing with Syntax	Object Type
<code>memory_usage integer</code>	root
<code>merge_seqs_into_multibit_cells {true false}</code>	root
<code>multibit_seqs_from_different_banks {true false}</code>	root
<code>multibit_seqs_members_naming_style {list_of_strings}</code>	root
<code>net string</code>	constant pin port subport
<code>net_area string</code>	design
<code>non_inverted_sources string</code>	clock
<code>non_inverting_clocks string</code>	pin
<code>num_drivers integer</code>	net
<code>num_loads integer</code>	net
<code>number_of_routing_layers integer</code>	root
<code>off_state {0 1}</code>	test_clock
<code>operating_conditions string</code>	library_domain root
<code>operator operator_name</code>	hdl_bind
<code>optimize_constant_0_flops {true false}</code>	root
<code>optimize_constant_1_flops {true false}</code>	root
<code>optimize_constant_latches {true false}</code>	root
<code>optimize_yield {true false}</code>	root
<code>order integer</code>	port_bus subport_bus
<code>outgoing_timing_arcs string</code>	libpin
<code>output {true false}</code>	libpin
<code>pad {true false}</code>	libcell
<code>param_association string</code>	hdl_bind
<code>parse_control_command string</code>	root

Quick Reference for Encounter RTL Compiler

List of Attributes and Associated Object Types

Attribute Listing with Syntax	Object Type
<code>path string</code>	root
<code>paths string</code>	exception
<code>period integer</code>	clock test_clock test_signal
<code>permutable_group group_name</code>	hdl_pin
<code>pin string</code>	test_signal
<code>pin_association string</code>	hdl_bind
<code>pin_capacitance {float no_value}</code>	pin port subport
<code>pin_capacitance float</code>	constant
<code>platform_wordsize integer</code>	root
<code>port_delay {rise fall}</code>	port
<code>power_gating_cell {true false}</code>	libcell
<code>power_gating_cell_type string</code>	libcell
<code>power_gating_pin_class string</code>	libpin
<code>power_gating_pin_phase {active_low active_high none}</code>	libpin
<code>power_library domain</code>	library_domain
<code>power_rails Tcl_list</code>	library
<code>pre_elab_script {UNIX_path}</code>	hdl_impl
<code>precluded_path_adjusts string</code>	exception
<code>preferred_comp {component_name}</code>	hdl_label
<code>preferred_impl {implementation_name}</code>	hdl_label
<code>preferred_impl implementation_name [hdl_inst_pathname]</code>	hdl_inst
<code>preserve {true false delete_ok map_size_ok size_ok size_delete_ok}</code>	design instance subdesign
<code>preserve {true false delete_ok}</code>	net pin

Quick Reference for Encounter RTL Compiler

List of Attributes and Associated Object Types

Attribute Listing with Syntax	Object Type
<code>preserve {true false}</code>	libcell
<code>preserve_techelts {false delete_ok size_delete_ok }</code>	hdl_impl
<code>primitive_function <i>string</i></code>	instance
<code>print_count <i>integer</i></code>	message
<code>priority <i>integer</i></code>	exception hdl_bind hdl_impl message
<code>process <i>string</i></code>	operating_condition
<code>program_name <i>string</i></code>	root
<code>program_short_name <i>string</i></code>	root
<code>program_version <i>string</i></code>	root
<code>propagated_clocks <i>pin_name</i></code>	pin
<code>propagated_clocks <i>port_name</i></code>	port
<code>propagated_clocks_by_mode {{<i>mode_name_1</i> [<i>clock_info_1</i>]...} [<i>mode_name_2</i> [<i>clock_info_2</i>]...]}...}</code>	pin port
<code>propagated_ideal_network {true false }</code>	pin
<code>prune_unused_logic {true false}</code>	pin
<code>real_enabled {true false}</code>	libarc
<code>reg_count <i>integer</i></code>	actual_scan_chain actual_scan_segment scan_segment violation
<code>registers <i>instance_list</i></code>	violation
<code>resistance_per_unit_len {<i>float</i>}</code>	root
<code>retime {true false}</code>	design subdesign
<code>retime_hard_region { true false }</code>	subdesign
<code>retime_original_registers <i>register_name</i></code>	instance
<code>retime_reg_naming_suffix { <i>string</i> }</code>	root

Quick Reference for Encounter RTL Compiler

List of Attributes and Associated Object Types

Attribute Listing with Syntax	Object Type
<code>return_port string</code>	hdl_subp
<code>rf_slack rise fall</code>	pin port
<code>rise integer</code>	clock test_clock test_signal
<code>root_node {pin port bus}</code>	violation
<code>root_source_pins list</code>	test_clock
<code>root_source_polarity {inverting non_inverting}</code>	test_clock
<code>runtime float</code>	root
<code>scale_of_cap_per_unit_len {float}</code>	root
<code>scale_of_res_per_unit_len {float}</code>	root
<code>scan_clock_a string</code>	actual_scan_chain actual_scan_segment scan_chain scan_segment
<code>scan_clock_b string</code>	actual_scan_chain actual_scan_segment scan_chain scan_segment
<code>scan_enable string</code>	libcell
<code>scan_enable_phase {active_high active_low none}</code>	libpin
<code>scan_in string</code>	actual_scan_chain actual_scan_segment libcell scan_chain scan_segment
<code>scan_in_phase {active_high active_low none}</code>	libpin
<code>scan_out string</code>	actual_scan_chain actual_scan_segment scan_chain scan_segment
<code>scan_shift {true false}</code>	test_signal

Quick Reference for Encounter RTL Compiler

List of Attributes and Associated Object Types

Attribute Listing with Syntax	Object Type
<code>script_begin string</code>	root
<code>script_end string</code>	root
<code>script_search_path string</code>	root
<code>segments list</code>	violation
<code>selected_impl {impl_directory bind_name}</code>	subdesign
<code>sequential {true false}</code>	instance libcell
<code>severity {Info Error Warning}</code>	message
<code>shared_output {true false}</code>	actual_scan_chain scan_chain
<code>shared_select string</code>	actual_scan_chain scan_chain
<code>shift_capture {integer no_value}</code>	exception
<code>shift_enable string</code>	actual_scan_chain actual_scan_segment scan_chain scan_segment
<code>shift_launch {integer no_value}</code>	exception
<code>signal_level string</code>	libpin
<code>signed {true false}</code>	hdl_oper
<code>site_size microns</code>	root
<code>skew_safe {true false}</code>	actual_scan_segment scan_segment
<code>slack {float no_value}</code>	cost_group design instance pin port
<code>slack_by_mode {{mode_name_1 delay_value} [{mode_name_2 delay_value}]...}</code>	cost_group design pin port

Quick Reference for Encounter RTL Compiler

List of Attributes and Associated Object Types

Attribute Listing with Syntax	Object Type
slew {min_rise min_fall max_rise max_fall}	clock
slew {rise fall}	pin port
source_verbose {true false}	root
sources <i>string</i>	test_clock
speed_grade {very_slow slow medium fast very_fast}	subdesign
startpoint {true false}	pin port
state <i>string</i>	design
stdout_log <i>log_file_name</i>	root
sub_arch <i>string</i>	subdesign
subdesign <i>string</i>	instance
super_thread_servers { <i>machine_names</i> }	root
sync_clear <i>string</i>	libcell
sync_clear_phase {active_high active_low none}	libpin
sync_enable <i>string</i>	libcell
sync_enable_phase {active_high active_low none}	libpin
sync_preset <i>string</i>	libcell
sync_preset_phase {active_high active_low none}	libpin
synthesis_off_command <i>string</i>	root
synthesis_on_command <i>string</i>	root
tail <i>string</i>	scan_chain
tail_clock <i>string</i>	actual_scan_segment scan_segment
tail_clock_edge {fall rise}	scan_segment actual_scan_segment
technology <i>library_name</i>	hdl_impl
temperature <i>string</i>	operating_condition
terminal_lockup {none level_sensitive edge_sensitive}	scan_chain

Quick Reference for Encounter RTL Compiler

List of Attributes and Associated Object Types

Attribute Listing with Syntax	Object Type
<code>terminal_lockup</code> <i>string</i>	actual_scan_chain
<code>test_modes</code> <i>string</i>	scan_segment
<code>through_points</code> <i>string</i>	exception
<code>time_recovery_arcs</code> {true false}	root
<code>time_scale_in_ps</code> <i>integer</i>	library
<code>timing_arcs</code> <i>string</i>	pin
<code>timing_case_computed_value</code> {0 1 no_value}	pin port
<code>timing_case_computed_value_by_mode</code> {{mode [0 1]} [{mode [0 1]}]...}	port pin
<code>timing_case_disabled_arcs</code> <i>string</i>	instance
<code>timing_case_disabled_arcs_by_mode</code> {mode_name_1 {libarc_a libarc_b...}} [mode_name_2 {libarc_c libarc_d...}]...}	instance
<code>timing_case_logic_value</code> {0 1 no_value}	pin port
<code>timing_case_logic_value_by_mode</code> {mode_name_1 case_analysis_value} [{mode_name_2 case_analysis_value}]...}	pin port
<code>timing_driven_muxopto</code> {true false}	design subdesign
<code>timing_model</code> {true false}	instance libcell
<code>tns</code> <i>string</i>	cost_group design
<code>to_library_domain</code> <i>string</i>	level_shifter_group
<code>to_points</code> <i>string</i>	exception
<code>trace_retime</code> {true false}	instance
<code>tree_type</code> <i>string</i>	operating_condition
<code>tristate</code> {true false}	instance libcell libpin

Quick Reference for Encounter RTL Compiler

List of Attributes and Associated Object Types

Attribute Listing with Syntax	Object Type
type { borrow_arc clear_arc clock_edge_arc combo_arc hold_arc preset_arc recovery_arc removal_arc setup_arc tristate_disable_arc tristate_enable_arc }	libarc
type {abstract fixed floating preserve shift_register}	actual_scan_segment scan_segment
type {async clock}	violation
type {scan_clock_a scan_clock_b shift_enable test_mode}	test_signal
type <i>string</i>	message
ui_respects_preserve {true false}	root
unbound_oper_pin <i>unbound_setting</i>	hdl_bind
ungroup {true false}	hdl_arch hdl_comp hdl_comp_arch hdl_impl hdl_inst
ungroup_separator <i>string</i>	root
unique_versions <i>string</i>	constant instance net pin port subport
uniquify_naming_style <i>string</i>	root
unmap_scan_flops {false not_mapped_for_dft true}	root
unresolved {true false}	instance
usable {true false}	libcell
usable_comb_cells <i>integer</i>	library
usable_seq_cells <i>integer</i>	library
usable_timing_models <i>integer</i>	library
use_scan_seqs_for_non_dft {true false}	root

Quick Reference for Encounter RTL Compiler

List of Attributes and Associated Object Types

Attribute Listing with Syntax	Object Type
<code>user_defined string</code>	design instance libcell libpin net pin port subdesign support
<code>user_defined_signal {true false}</code>	test_clock test_signal
<code>user_priority integer</code>	exception
<code>user_speed_grade {very_slow slow medium fast very_fast}</code>	subdesign
<code>user_sub_arch {booth non-booth}</code>	subdesign
<code>version string</code>	library
<code>voltage string</code>	operating_condition
<code>weight integer</code>	cost_group
<code>wire_capacitance {float no_value}</code>	pin port support
<code>wire_capacitance float</code>	constant
<code>wire_resistance {float no_value}</code>	pin port support
<code>wireload string</code>	design
<code>wireload string</code>	subdesign
<code>wireload_mode {default physical top enclosed segmented}</code>	root
<code>wireload_model string</code>	pin
<code>wireload_selection {table none default}</code>	library_domain root
<code>wlec_cut_point string</code>	root
<code>wlec_env_var string</code>	root

Quick Reference for Encounter RTL Compiler

List of Attributes and Associated Object Types

Attribute Listing with Syntax	Object Type
wlec_flat_r2n {true false}	root
wlec_lib_statetable {true false}	root
wlec_new_hier_comp {true false}	root
wlec_no_exit {true false}	root
wlec_save_ssion <i>string</i>	root
wlec_sim_lib <i>string</i>	root
wlec_sim_plus_lib {true false}	root
wlec_uniquify {true false}	root
wlec_use_lec_model {true false}	root
wlec_verbose {true false}	root
write_vlog_bit_blast_constants {true false}	root
write_vlog_bit_blast_mapped_ports {true false}	root
write_vlog_declare_wires {true false}	root
write_vlog_empty_module_for_logic_abstract {true false}	root
write_vlog_line_wrap_limit <i>integer</i>	root
write_vlog_no_negative_index {true false}	root
write_vlog_port_association_style {default positional named instance }	instance
write_vlog_top_module_first {true false}	root
write_vlog_unconnected_port_style { none partial full }	root
yield <i>number</i>	design

Quick Reference for Encounter RTL Compiler
List of Attributes and Associated Object Types

Functional Groups

This section provides access to information according to the functional groups of the tool.

- Multiple Supply Voltage on page 82
- Input and Output on page 83
- Physical Layout Estimator on page 86
- Design for Manufacturing on page 87
- Constraints on page 88
- Synthesis on page 91
- Analysis on page 93
- Datapath Analysis on page 98
- Design for Test on page 99
- Low Power Synthesis on page 103

Multiple Supply Voltage

Commands	
create_library_domain	level_shifter remove
define_level_shifter_group	level_shifter update
level_shifter check	report level_shifter
level_shifter import	write_encounter
level_shifter insert	

Attributes	
design	
library_domain	
hdl_arch	
library_domain	
instance	
library_domain	
level_shifter_group	
from_library_domain	level_shifter_cells
to_library_domain	
library_domain	
active_operating_conditions	is_default
library	operating_conditions
power_library	wireload_selection
subdesign	
library_domain	

Quick Reference for Encounter RTL Compiler Functional Groups

Input and Output

Commands	
encrypt	write_dft_abstract_model
read_def	write_do_lec
read_encounter	write_encounter
read_hdl	write_hdl
read_netlist	write_scandef
read_saif	write_script
read_sdc	write_sdc
read_tcf	write_tcf
read_spef	write_template
write_atpg	

Attributes	
design	
arch_filename	checkpoint_netlist_naming_style
checkpoint_dofile_naming_style	entity_filename
hdl_filelist	hdl_user_name
hdl_arch	
ungroup	
hdl_bind	
avoid	constraint
param_association	pin_association
priority	unbound_oper_pin
hdl_comp	
avoid	location
ungroup	
hdl_comp_arch	
avoid	ungroup
hdl_impl	
avoid	legal
location	priority

Quick Reference for Encounter RTL Compiler Functional Groups

Attributes	
technology	ungroup
hdl_inst	
ungroup	
hdl_lib	
avoid	is_chipware
hdl_param	
formula	
hdl_pin	
bit_width	permutable_group
hdl_proc	
group	
Instance	
write_vlog_port_association_style	
root	
bit_blasted_port_style	cap_table_file
checkpoint_flow	command_log
delayed_pragma_commands_interpreter	hdl_allow_inout_const_port_connect
hdl_filelist	hdl_language
hdl_search_path	hdl_track_filename_row_col
hdl_vhdl_case	hdl_vhdl_environment
hdl_vhdl_lrm_compliance	hdl_vhdl_preferred_architecture
hdl_vhdl_read_version	ignore_unknown_embedded_commands
input_asynchro_reset_blk_pragma	input_asynchro_reset_pragma
input_case_cover_pragma	input_case_decode_pragma
input_map_to_mux_pragma	
input_pragma_keyword	input_synchro_reset_blk_pragma
input_synchro_reset_pragma	inst_prefix
lef_library	lib_search_path
library	parse_control_command
path	script_begin
script_end	script_search_path
synthesis_off_command	synthesis_on_command
ungroup_separator	wlec_cut_point

Quick Reference for Encounter RTL Compiler Functional Groups

Attributes	
wlec_env_var	wlec_flat_r2n
wlec_lib_statetable	wlec_new_hier_comp
wlec_no_exit	wlec_save_ssion
wlec_sim_lib	wlec_sim_plus_lib
wlec_uniquify	wlec_use_lec_model
wlec_verbose	write_vlog_bit_blast_constants
write_vlog_bit_blast_mapped_ports	write_vlog_declare_wires
write_vlog_empty_module_for_logic_abstract	write_vlog_line_wrap_limit
write_vlog_no_negative_index	write_vlog_top_module_first
write_vlog_unconnected_port_style	
subdesign	
arch_filename	entity_filename
hdl_filelist	hdl_user_name

Physical Layout Estimator

Commands

predict_qos

Attributes

design

fplan_height	fplan_width
--------------	-------------

root

area_per_unit_len	aspect_ratio
capacitance_per_unit_len	interconnect_mode
lib_lef_consistency_check_enable	number_of_routing_layers
resistance_per_unit_len	scale_of_cap_per_unit_len
scale_of_res_per_unit_len	site_size

subdesign

fplan_height	fplan_width
--------------	-------------

Design for Manufacturing

Commands	
read_dfm	report_yield

Attributes	
design	
yield	
root	
optimize_yield	

Quick Reference for Encounter RTL Compiler Functional Groups

Constraints

Commands		
create_mode	external_delay	path_disable
define_clock	multi_cycle	path_group
define_cost_group	path_adjust	specify_paths
derive_environment	path_delay	

Attributes	
clock	
clock_hold_uncertainty	clock_network_early_latency
clock_network_late_latency	clock_setup_uncertainty
clock_source_early_latency	clock_source_late_latency
inverted_sources	latch_max_borrow
non_inverted_sources	slew
cost_group	
weight	
design	
force_wireload	ideal_seq_async_pins
ignore_library_drc	ignore_library_max_fanout
latch_borrow	latch_borrow_by_mode
latch_max_borrow	latch_max_borrow_by_mode
max_capacitance	max_fanout
max_transition	
exceptions	
max	user_priority
external_delay	
clock_network_latency_included	clock_source_latency_included
instance	
disabled_arcs	disabled_arcs_by_mode
hard_region	latch_borrow
latch_borrow_by_mode	latch_max_borrow

Quick Reference for Encounter RTL Compiler

Functional Groups

Attributes	
latch_max_borrow_by_mode	
pin	
break_timing_paths	clock_hold_uncertainty
clock_network_early_latency	clock_network_late_latency
clock_setup_uncertainty	clock_source_early_latency
clock_source_late_latency	ideal_driver
ideal_network	latch_max_borrow
latch_max_borrow_by_mode	preserve
timing_case_logic_value	timing_case_logic_value_by_mode
net	
preserve	
port	
break_timing_paths	clock_hold_uncertainty
clock_network_early_latency	clock_network_late_latency
clock_setup_uncertainty	clock_source_early_latency
clock_source_late_latency	external_driven_pin_fall
external_driven_pin_riseb	external_driver
external_driver_from_pin	external_driver_input_slew
external_fanout_load	external_non_tristate_drivers
external_pin_cap	external_resistance
external_wire_cap	external_wire_res
external_wireload_fanout	external_wireload_model
fixed_slew	ideal_driver
ideal_network	ignore_external_driver_drc
max_capacitance	max_fanout
max_transition	timing_case_logic_value
timing_case_logic_value_by_mode	
root	
case_analysis_sequential_propagation	drc_first
operating_conditions	time_recovery_arcs
wireload_mode	wireload_selection

Quick Reference for Encounter RTL Compiler

Functional Groups

Attributes	
subdesign	
force_wireload	hard_region

Quick Reference for Encounter RTL Compiler Functional Groups

Synthesis

Commands	
elaborate	retime
synthesize	

Attributes	
design	
hdl_parameters	preserve
retime	
hdl_impl	
pre_elab_script	preserve_techelts
hdl_inst	
preferred_impl	
hdl_label	
preferred_comp	preferred_impl
instance	
dont_retime	hdl_proc_name
inherited_preserve	preserve
trace_retime	unresolved
pin	
prune_unused_logic	
root	
bus_naming_style	delete_unloaded_insts
delete_unloaded_seqs	derive_bussed_pins
dp_perform_csa_operations	dp_perform_sharing_operations
dp_perform_speculation_operations	endpoint_slack_opto
gen_module_prefix	hdl_array_naming_style
hdl_async_set_reset	hdl_auto_async_set_reset
hdl_auto_sync_set_reset	hdl_bit_blast_threshold
hdl_delete_transparent_latches	hdl_enable_proc_name
hdl_error_on_blackbox	hdl_error_on_latch
hdl_ff_keep_feedback	hdl_ff_keep_explicit_feedback

Quick Reference for Encounter RTL Compiler Functional Groups

Attributes	
hdl_infer_unresolved_from_logic_abstract	hdl_latch_keep_feedback
hdl_max_loop_limit	hdl_max_recursion_limit
hdl_parameter_naming_style	hdl_preserve_unused_registers
hdl_preserve_dangling_output_nets	hdl_record_naming_style
hdl_reg_naming_style	hdl_sync_set_reset
hdl_trim_target_index	hdl_unconnected_input_port_value
hdl_undriven_output_port_value	hdl_undriven_signal_value
hdl_use_default_parameter_values_in_name	hdl_use_parameterized_module_by_name
hdl_use_port_default_value	hdl_use_techelt_first
hdl_vector_naming_style	merge_seqs_into_multibit_cells
multibit_seqs_from_different_banks	multibit_seqs_members_naming_style
optimize_constant_0_flops	optimize_constant_1_flops
optimize_constant_latches	retime_reg_naming_suffix
timing_driven_muxopto	uniquify_naming_style
use_scan_seqs_for_non_dft	
subdesign	
allow_csa_subdesign	allow_sharing_subdesign
allow_speculation_subdesign	boundary_opto
delete_unloaded_seqs	hdl_parameters
preserve	retime
retime_hard_region	user_speed_grade
user_sub_arch	

Quick Reference for Encounter RTL Compiler Functional Groups

Analysis

Commands		
clock_ports	report dft_setup	report operand_isolation
fanin	report dft_violations	report port
fanout	report gates	report power
report area	report hierarchy	report qor
report clock_gating	report instance	report scan_power
report clocks	report level_shifter	report sequential
report datapath	report memory	report summary
report design_rules	report messages	report timing
report dft_chains	report nets	report yield
report dft_registers	report operand_isolation	

Attributes	
clock	
divide_fall	divide_period
divide_rise	exceptions
fall	period
rise	
cost_group	
exceptions	slack
slack_by_mode	tns
design	
area	cell_area
cell_count	max_cap_cost
max_fanout_cost	max_trans_cost
net_area	slack
slack_by_mode	tns
wireload	
exceptions	
adjust_value	cost_group
delay_value	exception_type

Quick Reference for Encounter RTL Compiler

Functional Groups

Attributes	
from_points	lenient
paths	precluded_path_adjusts
priority	shift_capture
shift_launch	through_points
to_points	
external_delay	
clock	clock_rise
delay	exceptions
external_delay_pins	input_delay
level_sensitive	
hdl_arch	
location	
hdl_bind	
operator	
hdl_comp_arch	
location	
hdl_impl	
language	
hdl_inst	
component	
hdl_oper	
signed	
hdl_pack	
default_location	location
hdl_pin	
direction	
hdl_subp	
map_to_module	map_to_operator
return_port	
instance	
buffer	cell_area
exceptions	file_row_col
flop	hierarchical

Quick Reference for Encounter RTL Compiler Functional Groups

Attributes	
inverter	latch
libcell	primitive_function
retime_original_registers	sequential
slack	subdesign
timing_case_disabled_arcs	timing_case_disabled_arcs_by_mode
timing_model	tristate
unique_versions	
constant	
net	pin_capacitance
unique_versions	wire_capacitance
net	
drivers	ideal
loads	logic0_driven
logic1_driven	num_drivers
num_loads	unique_versions
pin	
capturer	causes_ideal_net
clock_sources_inverted	clock_sources_non_inverted
connect_delay	direction
endpoint	exceptions
external_delays	external_delays_by_mode
inverting_clocks	launcher
libpin	net
non_inverting_clocks	pin_capacitance
propagated_clocks	propagated_clocks_by_mode
propagated_ideal_network	rf_slack
slack	slack_by_mode
slew	startpoint
timing_arcs	timing_case_computed_value
timing_case_computed_value_by_mode	unique_versions

Quick Reference for Encounter RTL Compiler Functional Groups

Attributes	
wire_capacitance	wire_resistance
wireload_model	
pin_bus	
bits	
port	
bus	causes_ideal_net
clock_sources_inverted	clock_sources_non_inverted
connect_delay	direction
endpoint	exceptions
external_delays	external_delays_by_mode
net	pin_capacitance
port_delay	propagated_clocks
propagated_clocks_by_mode	rf_slack
slack	slack_by_mode
slew	startpoint
timing_case_computed_value	timing_case_computed_value_by_mode
unique_versions	wire_capacitance
wire_resistance	
port_bus	
bits	direction
order	
root	
active_operating_conditions	
subdesign	
candidate_impls	cell_area
cell_count	instances
logical_hier	selected_impl
speed_grade	sub_arch
wireload	
support	
bus	causes_ideal_net
direction	net
pin_capacitance	unique_versions

Quick Reference for Encounter RTL Compiler

Functional Groups

Attributes	
wire_capacitance	wire_resistance
subport_bus	
bits	direction
order	

Datapath Analysis

Commands

report datapath

Attributes

root

checkpoint_directory	dp_postmap_upsize
dp_area_mode	dp_perform_shannon_operations
dp_perform_csa_operations	dp_perform_sharing_operations
dp_postmap_downsize	dp_perform_speculation_operations

subdesign

allow_csa_subdesign	allow_sharing_subdesign
allow_speculation_subdesign	speed_grade
user_speed_grade	

Quick Reference for Encounter RTL Compiler Functional Groups

Design for Test

Constraint/Command	
analyze_testability	insert_dft shadow_logic
check_dft_rules	insert_dft test_point
configure_pad_dft	insert_dft user_test_point
connect_scan_chains	insert_dft wrapper_cell
<i>define_dft abstract_segment</i>	read_dft_abstract_model
<i>define_dft fixed_segment</i>	replace_scan
<i>define_dft floating_segment</i>	report dft_chains
<i>define_dft preserved_segment</i>	report dft_registers
<i>define_dft scan chain</i>	report dft_setup
<i>define_dft scan_clock_a</i>	report dft_violations
<i>define_dft scan_clock_b</i>	report scan_power
<i>define_dft shift_enable</i>	reset_scan_equivalent
<i>define_dft shift_register_segment</i>	set_compatible_test_clocks
<i>define_dft test_clock</i>	set_scan_equivalent
<i>define_dft test_mode</i>	write_atpg
fix_dft_violations	write_dft_abstract_model
insert_dft analyzed_test_points	write_scandef
insert_dft lockup_element	

Attributes	
actual_scan_chain	
analyzed	connected_shift_enable
domain	edge
elements	reg_count
scan_clock_a	scan_clock_b
scan_in	scan_out
shared_output	shared_select
shift_enable	terminal_lockup

Quick Reference for Encounter RTL Compiler Functional Groups

Attributes	
actual_scan_segment	
active	clock
clock_edge	connected_scan_clock_a
connected_scan_clock_b	connected_shift_enable
core_wrapper	dft_tail_test_clock
dft_tail_test_clock_edge	dft_test_clock
dft_test_clock_edge	elements
instance	reg_count
scan_clock_a	scan_clock_b
scan_in	scan_out
shift_enable	skew_safe
tail_clock	tail_clock_edge
type	
design	
dft_connect_scan_data_pins_during_mapping	dft_connect_shift_enable_during_mapping
dft_dont_scan	dft_lockup_element_type
dft_max_length_of_scan_chains	dft_min_number_of_scan_chains
dft_mix_clock_edges_in_scan_chains	dft_scan_map_mode
dft_scan_output_preference	
instance	
dft_abstract_dont_scan	dft_dont_scan
dft_inherited_dont_scan	dft_mapped
dft_part_of_segment	dft_status
dft_test_clock	dft_test_clock_edge
dft_test_clock_source	dft_violation
pin	
dft_controllable	
root	
dft_identify_internal_test_clocks	dft_prefix
dft_report_empty_test_clocks	dft_scan_style
unmap_scan_flops	

Quick Reference for Encounter RTL Compiler

Functional Groups

Attributes	
scan_chain	
body	complete
dft_hookup_pin_sdi	dft_hookup_pin_sdo
domain	edge
head	max_length
scan_clock_a	scan_clock_b
scan_in	scan_out
shared_output	shared_select
shift_enable	tail
terminal_lockup	
scan_segment	
active	clock
clock_edge	connected_scan_clock_a
connected_scan_clock_b	connected_shift_enable
core_wrapper	dft_status
dft_tail_test_clock	dft_tail_test_clock_edge
dft_test_clock	dft_test_clock_edge
dft_violation	elements
instance	reg_count
scan_clock_a	scan_clock_b
scan_in	scan_out
shift_enable	skew_safe
tail_clock	tail_clock_edge
test_modes	type
subdesign	
dft_dont_scan	
test_clock	
controllable	dft_hookup_pin
dft_hookup_polarity	divide_fall
divide_period	divide_rise
fall	off_state
period	rise

Quick Reference for Encounter RTL Compiler Functional Groups

Attributes	
root_source_pins	root_source_polarity
sources	user_defined_signal
test_signal	
active	dedicated_pin
default_shift_enable	dft_hookup_pin
dft_hookup_polarity	divide_fall
divide_period	divide_rise
fall	ideal
period	pin
rise	scan_shift
type	user_defined_signal
violations	
description	endpoints
file_name	fixed
id	line_number
reg_count	registers
root_node	segments
type	

Quick Reference for Encounter RTL Compiler Functional Groups

Low Power Synthesis

Commands	
clock_gating connect_test	read_tcf
clock_gating declone	report clock_gating
clock_gating import	report operand_isolation
clock_gating insert_in_netlist	report power
clock_gating insert_obs	report gates -power
clock_gating join	state_retention define_driver
clock_gating remove	state_retention define_map
clock_gating share	state_retention swap
clock_gating split	write_forward_saif
read_saif	write_tcf

Attributes	
design	
lp_clock_gating_add_obs_port	lp_clock_gating_add_reset
lp_clock_gating_cell	lp_clock_gating_control_point
lp_clock_gating_exclude	lp_clock_gating_max_flops
lp_clock_gating_min_flops	lp_clock_gating_module
lp_clock_gating_style	lp_clock_gating_test_signal
lp_default_probability	lp_default_toggle_rate
lp_internal_power	lp_leakage_power
lp_map_to_srpg_cells	lp_net_power
lp_optimize_dynamic_power_first	lp_power_optimization_weight
lp_srpg_pg_driver	max_dynamic_power
max_leakage_power	
instance	
lp_clock_gating_exclude	lp_default_probability
lp_default_toggle_rate	lp_internal_power
lp_leakage_power	lp_map_to_srpg_cells
lp_map_to_srpg_type	lp_net_power

Quick Reference for Encounter RTL Compiler

Functional Groups

Attributes	
lp_srpq_pg_driver	
libcell	
cell_leakage_power	power_gating_cell
power_gating_cell_type	
libpin	
power_gating_pin_class	power_gating_pin_phase
library	
leakage_power_scale_in_nW	
net	
lp_asserted_probability	lp_asserted_toggle_rate
lp_computed_probability	lp_computed_toggle_rate
lp_net_power	lp_probability_type
lp_toggle_rate_type	
pin	
lp_asserted_probability	lp_asserted_toggle_rate
lp_computed_probability	lp_computed_toggle_rate
lp_net_power	lp_probability_type
lp_toggle_rate_type	
port	
lp_asserted_probability	lp_asserted_toggle_rate
lp_computed_probability	lp_computed_toggle_rate
lp_net_power	lp_probability_type
lp_toggle_rate_type	
root	
lp_clock_gating_prefix	lp_insert_clock_gating
lp_insert_operand_isolation	lp_multi_vt_optimization_effort
lp_operand_isolation_prefix	lp_power_analysis_effort
lp_power_unit	lp_toggle_rate_unit
subdesign	
lp_clock_gating_exclude	
support	
lp_asserted_probability	lp_asserted_toggle_rate
lp_computed_probability	lp_computed_toggle_rate

Quick Reference for Encounter RTL Compiler Functional Groups

Attributes

lp_net_power

lp_probability_type

lp_toggle_rate_type

Quick Reference for Encounter RTL Compiler Functional Groups
