File "_info"

Full Path: /home/analogde/www/work/_info
File size: 1.1 KB
MIME-type: text/plain
Charset: utf-8

m255
K3
13
cModel Technology
Z0 dC:\FPGA\VERILOG\TP01
T_opt
VFU5jGL1LVRKjc2624a^U70
04 8 4 work cnt16_tb fast 0
Z1 =1-0013d417ed13-4e1b53c9-0-b8
Z2 o-quiet -auto_acc_if_foreign -work work
Z3 n@_opt
Z4 OE;O;10.0b;49
Z5 dC:\FPGA\VERILOG\TP01
vcnt16_tb
Z6 IED?QgG@zeSz5n2hlee92k3
Z7 VU2^azl^NCLN6E5Fd;D?6J0
Z8 dC:\FPGA\VERILOG\TP02
Z9 w1310413711
Z10 8C:\FPGA\VERILOG\TP02\cnt16_tb.v
Z11 FC:\FPGA\VERILOG\TP02\cnt16_tb.v
L0 7
Z12 OE;L;10.0b;49
r1
31
Z13 !s102 -nocovercells
Z14 o-work work -nocovercells -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
Z15 !s100 dFdKWUYgSz9L?LI0ZOo:H3
!s85 0
Z16 !s108 1310413740.406000
Z17 !s107 C:\FPGA\VERILOG\TP02\cnt16_tb.v|
Z18 !s90 -reportprogress|300|-work|work|-vopt|-nocovercells|C:\FPGA\VERILOG\TP02\cnt16_tb.v|
vcount16
Z19 IVDIK13cImH8DG>MfKAig?0
Z20 V8a_j?0<mX6>ID<ai17zaB3
R8
Z21 w1310413353
Z22 8C:\FPGA\VERILOG\TP02\count16.v
Z23 FC:\FPGA\VERILOG\TP02\count16.v
L0 6
R12
r1
31
R13
R14
Z24 !s100 ;<ZNBI5Ic1`R:__im^9kB2
Z25 !s90 -reportprogress|300|-work|work|-vopt|-nocovercells|C:\FPGA\VERILOG\TP02\count16.v|
Z26 !s108 1310413740.078000
Z27 !s107 C:\FPGA\VERILOG\TP02\count16.v|
!s85 0