library verilog;
use verilog.vl_types.all;
entity fb_counter_b is
    port(
        Q               : out    vl_logic_vector(3 downto 0);
        clock           : in     vl_logic;
        clear           : in     vl_logic;
        enable          : in     vl_logic
    );
end fb_counter_b;