library verilog;
use verilog.vl_types.all;
entity clock_diviseur is
    generic(
        DivVal          : integer := 250000
    );
    port(
        clock           : in     vl_logic;
        reset           : in     vl_logic;
        ClkOut          : out    vl_logic
    );
end clock_diviseur;