library verilog;
use verilog.vl_types.all;
entity bench_test is
end bench_test;