library verilog;
use verilog.vl_types.all;
entity hz is
    port(
        clock           : in     vl_logic;
        h               : out    vl_logic
    );
end hz;