library verilog;
use verilog.vl_types.all;
entity testBench is
    generic(
        T               : real    := 1.667000
    );
end testBench;