library verilog;
use verilog.vl_types.all;
entity sync_reset_counter is
    port(
        clk             : in     vl_logic;
        reset           : in     vl_logic;
        q               : out    vl_logic_vector(4 downto 0)
    );
end sync_reset_counter;